summaryrefslogblamecommitdiffstats
path: root/dts/Bindings/arm/altera/socfpga-sdram-edac.txt
blob: f5ad0ff69faeffc7cf27928e2bffaadf7b9da6f0 (plain) (tree)
1
2
3
4
5



                                                               
                                                                        









                                                      
Altera SOCFPGA SDRAM Error Detection & Correction [EDAC]
The EDAC accesses a range of registers in the SDRAM controller.

Required properties:
- compatible : should contain "altr,sdram-edac" or "altr,sdram-edac-a10"
- altr,sdr-syscon : phandle of the sdr module
- interrupts : Should contain the SDRAM ECC IRQ in the
	appropriate format for the IRQ controller.

Example:
	sdramedac {
		compatible = "altr,sdram-edac";
		altr,sdr-syscon = <&sdr>;
		interrupts = <0 39 4>;
	};