diff options
author | Robert Schwebel <r.schwebel@pengutronix.de> | 2007-12-17 19:50:41 +0100 |
---|---|---|
committer | Marc Kleine-Budde <mkl@pengutronix.de> | 2007-12-17 19:50:41 +0100 |
commit | 37443467a54831745639111fa780a8d4b80e3b74 (patch) | |
tree | de87d0cbec0260b1875b242b54a47d404286ce68 | |
parent | 2e8e082fd3aa6da3acdb48e6e56a200d7c4c01b7 (diff) | |
download | barebox-37443467a54831745639111fa780a8d4b80e3b74.tar.gz barebox-37443467a54831745639111fa780a8d4b80e3b74.tar.xz |
pcm038: add flash timing initialization
Add init code for the CS0 flash timing registers. These values are not
optimized yet, they are more or less copied from the Windows CE
installation.
Signed-off-by: Robert Schwebel <r.schwebel@pengutronix.de>
-rw-r--r-- | board/pcm038/lowlevel_init.S | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/board/pcm038/lowlevel_init.S b/board/pcm038/lowlevel_init.S index b3ee70f849..e603b6c238 100644 --- a/board/pcm038/lowlevel_init.S +++ b/board/pcm038/lowlevel_init.S @@ -158,6 +158,11 @@ board_init_lowlevel: writel(0x09030908, PCDR1) /* PERDIV1=08 @133 MHz */ /* PERDIV1=04 @266 MHz */ + /* configure 16 bit nor flash on cs0 */ + writel(0x0000CC03, 0xD8002000) + writel(0xa0330D01, 0xD8002004) + writel(0x00220800, 0xD8002008) + /* skip sdram initialization if we run from ram */ cmp pc, #0xa0000000 bls 1f |