summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorStefan Christ <s.christ@phytec.de>2016-04-27 12:04:49 +0200
committerSascha Hauer <s.hauer@pengutronix.de>2016-05-02 08:14:15 +0200
commit95e1132633a5b8a4c5f6b8a150bbc6f01f820fa0 (patch)
treead32fddfe4ddbf374df8873fc3f3fe46bbe06662
parenta6ec1b51a9b8146a5bf4e049306fc993d4640ed0 (diff)
downloadbarebox-95e1132633a5b8a4c5f6b8a150bbc6f01f820fa0.tar.gz
barebox-95e1132633a5b8a4c5f6b8a150bbc6f01f820fa0.tar.xz
ARM: phytec-som-imx6: add NOR for phycore-imx6 emmc
Enable NOR for phyCORE-i.MX6 DualLite and Quad eMMC variants. Furthermore add an extra 'status = "disabled"' in the flash node. It has no functional effect, because the SPI bus node 'ecspi1' is disabled, too. Signed-off-by: Stefan Christ <s.christ@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
-rw-r--r--arch/arm/dts/imx6dl-phytec-phycore-som-emmc.dts8
-rw-r--r--arch/arm/dts/imx6q-phytec-phycore-som-emmc.dts8
-rw-r--r--arch/arm/dts/imx6qdl-phytec-phycore-som.dtsi1
3 files changed, 17 insertions, 0 deletions
diff --git a/arch/arm/dts/imx6dl-phytec-phycore-som-emmc.dts b/arch/arm/dts/imx6dl-phytec-phycore-som-emmc.dts
index 834aa2b06d..fc153a6b05 100644
--- a/arch/arm/dts/imx6dl-phytec-phycore-som-emmc.dts
+++ b/arch/arm/dts/imx6dl-phytec-phycore-som-emmc.dts
@@ -21,6 +21,10 @@
compatible = "phytec,imx6dl-pcm058-emmc", "fsl,imx6dl";
};
+&ecspi1 {
+ status = "okay";
+};
+
&eeprom {
status = "okay";
};
@@ -42,6 +46,10 @@
};
};
+&flash {
+ status = "okay";
+};
+
&usdhc1 {
status = "okay";
diff --git a/arch/arm/dts/imx6q-phytec-phycore-som-emmc.dts b/arch/arm/dts/imx6q-phytec-phycore-som-emmc.dts
index 116a18d51f..74bc09b5d5 100644
--- a/arch/arm/dts/imx6q-phytec-phycore-som-emmc.dts
+++ b/arch/arm/dts/imx6q-phytec-phycore-som-emmc.dts
@@ -20,6 +20,10 @@
compatible = "phytec,imx6q-pcm058-emmc", "fsl,imx6q";
};
+&ecspi1 {
+ status = "okay";
+};
+
&eeprom {
status = "okay";
};
@@ -41,6 +45,10 @@
};
};
+&flash {
+ status = "okay";
+};
+
&usdhc1 {
status = "okay";
diff --git a/arch/arm/dts/imx6qdl-phytec-phycore-som.dtsi b/arch/arm/dts/imx6qdl-phytec-phycore-som.dtsi
index 2a975d103e..ed0068826c 100644
--- a/arch/arm/dts/imx6qdl-phytec-phycore-som.dtsi
+++ b/arch/arm/dts/imx6qdl-phytec-phycore-som.dtsi
@@ -46,6 +46,7 @@
compatible = "m25p80";
spi-max-frequency = <20000000>;
reg = <0>;
+ status = "disabled";
#address-cells = <1>;
#size-cells = <1>;