diff options
author | Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> | 2011-12-31 16:21:31 +0100 |
---|---|---|
committer | Sascha Hauer <s.hauer@pengutronix.de> | 2012-01-02 12:08:24 +0100 |
commit | 4c8fa9f064cf7fa4affacca7af2c75ce0b8915ab (patch) | |
tree | 2340ee62d3b432f20bd2027bd113bf286378df68 | |
parent | 5524cd966bb6bc2ffaf7fac679be91263e3c77e4 (diff) | |
download | barebox-4c8fa9f064cf7fa4affacca7af2c75ce0b8915ab.tar.gz barebox-4c8fa9f064cf7fa4affacca7af2c75ce0b8915ab.tar.xz |
at91: add sram memory devices
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
-rw-r--r-- | arch/arm/mach-at91/at91rm9200_devices.c | 2 | ||||
-rw-r--r-- | arch/arm/mach-at91/at91sam9260_devices.c | 12 | ||||
-rw-r--r-- | arch/arm/mach-at91/at91sam9261_devices.c | 7 | ||||
-rw-r--r-- | arch/arm/mach-at91/at91sam9263_devices.c | 4 | ||||
-rw-r--r-- | arch/arm/mach-at91/at91sam9g45_devices.c | 2 | ||||
-rw-r--r-- | arch/arm/mach-at91/include/mach/at91sam9260.h | 10 | ||||
-rw-r--r-- | arch/arm/mach-at91/include/mach/at91sam9261.h | 3 |
7 files changed, 40 insertions, 0 deletions
diff --git a/arch/arm/mach-at91/at91rm9200_devices.c b/arch/arm/mach-at91/at91rm9200_devices.c index 8c198464bc..7032789b03 100644 --- a/arch/arm/mach-at91/at91rm9200_devices.c +++ b/arch/arm/mach-at91/at91rm9200_devices.c @@ -23,6 +23,8 @@ void at91_add_device_sdram(u32 size) { arm_add_mem_device("ram0", AT91_CHIPSELECT_1, size); + add_mem_device("sram0", AT91RM9200_SRAM_BASE, AT91RM9200_SRAM_SIZE, + IORESOURCE_MEM_WRITEABLE); } /* -------------------------------------------------------------------- diff --git a/arch/arm/mach-at91/at91sam9260_devices.c b/arch/arm/mach-at91/at91sam9260_devices.c index 945530f5b1..25a68caedd 100644 --- a/arch/arm/mach-at91/at91sam9260_devices.c +++ b/arch/arm/mach-at91/at91sam9260_devices.c @@ -18,12 +18,24 @@ #include <mach/at91sam9260_matrix.h> #include <mach/gpio.h> #include <mach/io.h> +#include <mach/cpu.h> #include "generic.h" void at91_add_device_sdram(u32 size) { arm_add_mem_device("ram0", AT91_CHIPSELECT_1, size); + if (cpu_is_at91sam9g20()) { + add_mem_device("sram0", AT91SAM9G20_SRAM0_BASE, + AT91SAM9G20_SRAM0_SIZE, IORESOURCE_MEM_WRITEABLE); + add_mem_device("sram1", AT91SAM9G20_SRAM1_BASE, + AT91SAM9G20_SRAM1_SIZE, IORESOURCE_MEM_WRITEABLE); + } else { + add_mem_device("sram0", AT91SAM9260_SRAM0_BASE, + AT91SAM9260_SRAM0_SIZE, IORESOURCE_MEM_WRITEABLE); + add_mem_device("sram1", AT91SAM9260_SRAM1_BASE, + AT91SAM9260_SRAM1_SIZE, IORESOURCE_MEM_WRITEABLE); + } } #if defined(CONFIG_USB_OHCI) diff --git a/arch/arm/mach-at91/at91sam9261_devices.c b/arch/arm/mach-at91/at91sam9261_devices.c index 4fd3c79322..ff7a938109 100644 --- a/arch/arm/mach-at91/at91sam9261_devices.c +++ b/arch/arm/mach-at91/at91sam9261_devices.c @@ -18,12 +18,19 @@ #include <mach/board.h> #include <mach/gpio.h> #include <mach/io.h> +#include <mach/cpu.h> #include "generic.h" void at91_add_device_sdram(u32 size) { arm_add_mem_device("ram0", AT91_CHIPSELECT_1, size); + if (cpu_is_at91sam9g10()) + add_mem_device("sram0", AT91SAM9G10_SRAM_BASE, + AT91SAM9G10_SRAM_SIZE, IORESOURCE_MEM_WRITEABLE); + else + add_mem_device("sram0", AT91SAM9261_SRAM_BASE, + AT91SAM9261_SRAM_SIZE, IORESOURCE_MEM_WRITEABLE); } /* -------------------------------------------------------------------- diff --git a/arch/arm/mach-at91/at91sam9263_devices.c b/arch/arm/mach-at91/at91sam9263_devices.c index bbadc5d7b2..d447e242bb 100644 --- a/arch/arm/mach-at91/at91sam9263_devices.c +++ b/arch/arm/mach-at91/at91sam9263_devices.c @@ -24,6 +24,10 @@ void at91_add_device_sdram(u32 size) { arm_add_mem_device("ram0", AT91_CHIPSELECT_1, size); + add_mem_device("sram0", AT91SAM9263_SRAM0_BASE, + AT91SAM9263_SRAM0_SIZE, IORESOURCE_MEM_WRITEABLE); + add_mem_device("sram1", AT91SAM9263_SRAM1_BASE, + AT91SAM9263_SRAM1_SIZE, IORESOURCE_MEM_WRITEABLE); } /* -------------------------------------------------------------------- diff --git a/arch/arm/mach-at91/at91sam9g45_devices.c b/arch/arm/mach-at91/at91sam9g45_devices.c index 1d47dcfa10..5f1a45a16d 100644 --- a/arch/arm/mach-at91/at91sam9g45_devices.c +++ b/arch/arm/mach-at91/at91sam9g45_devices.c @@ -24,6 +24,8 @@ void at91_add_device_sdram(u32 size) { arm_add_mem_device("ram0", AT91_CHIPSELECT_6, size); + add_mem_device("sram0", AT91SAM9G45_SRAM_BASE, + AT91SAM9G45_SRAM_SIZE, IORESOURCE_MEM_WRITEABLE); } /* -------------------------------------------------------------------- diff --git a/arch/arm/mach-at91/include/mach/at91sam9260.h b/arch/arm/mach-at91/include/mach/at91sam9260.h index 7d166b7a89..771e7563c9 100644 --- a/arch/arm/mach-at91/include/mach/at91sam9260.h +++ b/arch/arm/mach-at91/include/mach/at91sam9260.h @@ -126,6 +126,16 @@ #define AT91SAM9XE_FLASH_BASE 0x00200000 /* Internal FLASH base address */ #define AT91SAM9XE_SRAM_BASE 0x00300000 /* Internal SRAM base address */ +#define AT91SAM9G20_ROM_BASE 0x00100000 /* Internal ROM base address */ +#define AT91SAM9G20_ROM_SIZE SZ_32K /* Internal ROM size (32Kb) */ + +#define AT91SAM9G20_SRAM0_BASE 0x00200000 /* Internal SRAM 0 base address */ +#define AT91SAM9G20_SRAM0_SIZE SZ_16K /* Internal SRAM 0 size (16Kb) */ +#define AT91SAM9G20_SRAM1_BASE 0x00300000 /* Internal SRAM 1 base address */ +#define AT91SAM9G20_SRAM1_SIZE SZ_16K /* Internal SRAM 1 size (16Kb) */ + +#define AT91SAM9G20_UHP_BASE 0x00500000 /* USB Host controller */ + /* * Cpu Name */ diff --git a/arch/arm/mach-at91/include/mach/at91sam9261.h b/arch/arm/mach-at91/include/mach/at91sam9261.h index b303e07bbc..c863887326 100644 --- a/arch/arm/mach-at91/include/mach/at91sam9261.h +++ b/arch/arm/mach-at91/include/mach/at91sam9261.h @@ -95,6 +95,9 @@ #define AT91SAM9261_SRAM_BASE 0x00300000 /* Internal SRAM base address */ #define AT91SAM9261_SRAM_SIZE 0x00028000 /* Internal SRAM size (160Kb) */ +#define AT91SAM9G10_SRAM_BASE AT91SAM9261_SRAM_BASE /* Internal SRAM base address */ +#define AT91SAM9G10_SRAM_SIZE 0x00004000 /* Internal SRAM size (16Kb) */ + #define AT91SAM9261_ROM_BASE 0x00400000 /* Internal ROM base address */ #define AT91SAM9261_ROM_SIZE SZ_32K /* Internal ROM size (32Kb) */ |