diff options
author | Enrico Jorns <ejo@pengutronix.de> | 2018-09-28 12:42:04 +0200 |
---|---|---|
committer | Sascha Hauer <s.hauer@pengutronix.de> | 2018-10-02 09:23:01 +0200 |
commit | 806f7c19569febb291106522e597250b1cc6d8b3 (patch) | |
tree | 2fbe0830751658d1017a8f7c46c4efc27940a37f | |
parent | 074341b0c6e2e8759e37af18dfc8f7d7dcc8e1e2 (diff) | |
download | barebox-806f7c19569febb291106522e597250b1cc6d8b3.tar.gz barebox-806f7c19569febb291106522e597250b1cc6d8b3.tar.xz |
ARM: socfpga: achilles: bitstream will not exceed 32M
Thus we decrease offsets to save space
Signed-off-by: Enrico Jorns <ejo@pengutronix.de>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
-rw-r--r-- | arch/arm/boards/reflex-achilles/lowlevel.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boards/reflex-achilles/lowlevel.c b/arch/arm/boards/reflex-achilles/lowlevel.c index 2265aa882b..9cedc74e07 100644 --- a/arch/arm/boards/reflex-achilles/lowlevel.c +++ b/arch/arm/boards/reflex-achilles/lowlevel.c @@ -25,7 +25,7 @@ #define BAREBOX3_OFFSET BAREBOX2_OFFSET + SZ_512K #define BAREBOX4_OFFSET BAREBOX3_OFFSET + SZ_512K #define BITSTREAM1_OFFSET 0x0 -#define BITSTREAM2_OFFSET BITSTREAM1_OFFSET + SZ_64M +#define BITSTREAM2_OFFSET BITSTREAM1_OFFSET + SZ_32M extern char __dtb_socfpga_arria10_achilles_start[]; |