summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2019-05-06 10:17:20 +0200
committerSascha Hauer <s.hauer@pengutronix.de>2019-05-10 08:18:25 +0200
commit0694c46b9eec1a5f94dfcb4c498b4fe4f7ffc260 (patch)
tree336698c403d3fbdc1e8f59e09ed2674808e32990
parentfb4ed4c14091c969f64e441f6d40947d22ccaed1 (diff)
downloadbarebox-0694c46b9eec1a5f94dfcb4c498b4fe4f7ffc260.tar.gz
barebox-0694c46b9eec1a5f94dfcb4c498b4fe4f7ffc260.tar.xz
ARM: Layerscape: TQMLS1046a: print life signs when debugging
Do the UART initialization after the SoC specific lowlevel setup and print the usual '>' when early debuging is enabled. To let this go out properly it seems we have to wait a small amount of time beforehand. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
-rw-r--r--arch/arm/boards/tqmls1046a/lowlevel.c6
1 files changed, 5 insertions, 1 deletions
diff --git a/arch/arm/boards/tqmls1046a/lowlevel.c b/arch/arm/boards/tqmls1046a/lowlevel.c
index 88744a8f9b..9815925599 100644
--- a/arch/arm/boards/tqmls1046a/lowlevel.c
+++ b/arch/arm/boards/tqmls1046a/lowlevel.c
@@ -246,9 +246,13 @@ static noinline __noreturn void tqmls1046a_r_entry(void)
__dtb_fsl_tqmls1046a_mbls10xxa_start);
arm_cpu_lowlevel_init();
- debug_ll_init();
ls1046a_init_lowlevel();
+ debug_ll_init();
+
+ udelay(500);
+ putc_ll('>');
+
fsl_ddr_set_memctl_regs(&ddrc[0], 0);
ls1046a_errata_post_ddr();