summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAntony Pavlov <antonynpavlov@gmail.com>2014-09-08 10:53:09 +0400
committerSascha Hauer <s.hauer@pengutronix.de>2014-09-09 10:21:36 +0200
commitfbac1f3fb2166e3715170479b347a1b0f24df658 (patch)
tree5f9f1f71c70f85df5fa614f0737cfe92d9250ddc
parent972719adc4a293f1d5dab7d16a98045826ee3d29 (diff)
downloadbarebox-fbac1f3fb2166e3715170479b347a1b0f24df658.tar.gz
barebox-fbac1f3fb2166e3715170479b347a1b0f24df658.tar.xz
Documentation: add OpenRISC or1ksim emulator section
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com> Cc: Franck Jullien <franck.jullien@gmail.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
-rw-r--r--Documentation/boards/openrisc.rst51
1 files changed, 51 insertions, 0 deletions
diff --git a/Documentation/boards/openrisc.rst b/Documentation/boards/openrisc.rst
new file mode 100644
index 0000000000..cc00a5d8ea
--- /dev/null
+++ b/Documentation/boards/openrisc.rst
@@ -0,0 +1,51 @@
+OpenRISC
+========
+
+or1ksim
+-------
+
+Compile or1ksim emulator::
+
+ $ cd ~/
+ $ git clone https://github.com/openrisc/or1ksim
+ $ cd or1ksim
+ $ ./configure
+ $ make
+
+Create minimal or1ksim.cfg file::
+
+ section cpu
+ ver = 0x12
+ cfgr = 0x20
+ rev = 0x0001
+ end
+
+ section memory
+ name = "RAM"
+ type = unknown
+ baseaddr = 0x00000000
+ size = 0x02000000
+ delayr = 1
+ delayw = 2
+ end
+
+ section uart
+ enabled = 1
+ baseaddr = 0x90000000
+ irq = 2
+ 16550 = 1
+ /* channel = "tcp:10084" */
+ channel = "xterm:"
+ end
+
+ section ethernet
+ enabled = 1
+ baseaddr = 0x92000000
+ irq = 4
+ rtx_type = "tap"
+ tap_dev = "tap0"
+ end
+
+Run or1ksim::
+
+ $ ~/or1ksim/sim -f or1ksim.cfg barebox