summaryrefslogtreecommitdiffstats
path: root/arch/arm/boards
diff options
context:
space:
mode:
authorAhmad Fatoum <a.fatoum@pengutronix.de>2021-12-03 19:51:54 +0100
committerSascha Hauer <s.hauer@pengutronix.de>2022-01-07 12:05:25 +0100
commit9c1a78f959dd751c9b8ceb31e44926afc89d7769 (patch)
treede3805af9d4708e04481d4fc9fcb8d73a9741fe3 /arch/arm/boards
parented7f3fd5b5e2088f04d2f5d615d71cf6e6507509 (diff)
downloadbarebox-9c1a78f959dd751c9b8ceb31e44926afc89d7769.tar.gz
barebox-9c1a78f959dd751c9b8ceb31e44926afc89d7769.tar.xz
Revert "ARM: beaglebone: init MPU speed to 800Mhz"
Commit 130c7d6715e9 ("ARM: beaglebone: init MPU speed to 800Mhz") causes warm reboot from within Linux v5.14.0 to no longer succeed. barebox MLO is entered, but hangs. Reset from within barebox is unaffected. This can be reproduced using DistroKit 949c5ef2b9a6 ("v7a: barebox: version bump v2021.08.0 → v2021.11.0") on a Beaglebone Black. Until that's figured out, revert the commit; functional reboot is more important than the quicker boot up. This reverts commit 130c7d6715e932a1e0b3e026fea97f700ab33ea9. Fixes: 130c7d6715e9 ("ARM: beaglebone: init MPU speed to 800Mhz") Reported-by: arwie # IRC Cc: Marc Reilly <marc@cpdesign.com.au> Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de> Link: https://lore.barebox.org/20211203185154.388145-1-a.fatoum@pengutronix.de Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/arm/boards')
-rw-r--r--arch/arm/boards/beaglebone/lowlevel.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boards/beaglebone/lowlevel.c b/arch/arm/boards/beaglebone/lowlevel.c
index 31211448f5..91d143e415 100644
--- a/arch/arm/boards/beaglebone/lowlevel.c
+++ b/arch/arm/boards/beaglebone/lowlevel.c
@@ -126,7 +126,7 @@ static noinline int beaglebone_sram_init(void)
/* Setup the PLLs and the clocks for the peripherals */
if (is_beaglebone_black()) {
- am33xx_pll_init(MPUPLL_M_800, DDRPLL_M_400);
+ am33xx_pll_init(MPUPLL_M_500, DDRPLL_M_400);
am335x_sdram_init(0x18B, &ddr3_cmd_ctrl, &ddr3_regs,
&ddr3_data);
} else {