summaryrefslogtreecommitdiffstats
path: root/arch/arm/cpu/cache.c
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2015-08-07 15:27:14 +0200
committerSascha Hauer <s.hauer@pengutronix.de>2015-08-08 16:45:29 +0200
commit543b221ac50e86b4b7f2e7889cc4ffc8b25304c4 (patch)
tree1bf93b9a04cfee01e3547fd2c78c6b2e21bf9688 /arch/arm/cpu/cache.c
parent3f7e890da73ea3585bed36dfb1d444c75548f78c (diff)
downloadbarebox-543b221ac50e86b4b7f2e7889cc4ffc8b25304c4.tar.gz
barebox-543b221ac50e86b4b7f2e7889cc4ffc8b25304c4.tar.xz
ARM: l2x0: Flush cache before disabling it
Otherwise entries may still be in the cache and never reach memory. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/arm/cpu/cache.c')
-rw-r--r--arch/arm/cpu/cache.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/cpu/cache.c b/arch/arm/cpu/cache.c
index 7b161d59d6..27ead1c177 100644
--- a/arch/arm/cpu/cache.c
+++ b/arch/arm/cpu/cache.c
@@ -71,6 +71,8 @@ void __mmu_cache_flush(void)
{
if (cache_fns)
cache_fns->mmu_cache_flush();
+ if (outer_cache.flush_all)
+ outer_cache.flush_all();
}
int arm_set_cache_functions(void)