summaryrefslogtreecommitdiffstats
path: root/arch/arm/dts/imx6dl-phytec-phycore-som-nand.dts
diff options
context:
space:
mode:
authorChristian Hemp <c.hemp@phytec.de>2015-11-09 10:02:51 +0100
committerSascha Hauer <s.hauer@pengutronix.de>2015-11-11 08:39:41 +0100
commite4c00a8b11b84bd4cf3bc643a58ac26b5dde3347 (patch)
treec82a1a92f308314e8f1be19148dab857f0562bd5 /arch/arm/dts/imx6dl-phytec-phycore-som-nand.dts
parent813d5e00bf1e05018341612214db185ce0b65a95 (diff)
downloadbarebox-e4c00a8b11b84bd4cf3bc643a58ac26b5dde3347.tar.gz
barebox-e4c00a8b11b84bd4cf3bc643a58ac26b5dde3347.tar.xz
ARM: imx6dl: Add support for Phytec phyCORE-i.MX6 SOM
Add Phytec phyCORE-i.MX6 SOM. - imx6dl-phytec-phycore-som-nand - 256GB RAM on 1 Bank with 32Bit - 10/100MBit Ethernet - NAND - SD - UART Signed-off-by: Stefan Christ <s.christ@phytec.de> Signed-off-by: Christian Hemp <c.hemp@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/arm/dts/imx6dl-phytec-phycore-som-nand.dts')
-rw-r--r--arch/arm/dts/imx6dl-phytec-phycore-som-nand.dts63
1 files changed, 63 insertions, 0 deletions
diff --git a/arch/arm/dts/imx6dl-phytec-phycore-som-nand.dts b/arch/arm/dts/imx6dl-phytec-phycore-som-nand.dts
new file mode 100644
index 0000000000..2324f3a6e5
--- /dev/null
+++ b/arch/arm/dts/imx6dl-phytec-phycore-som-nand.dts
@@ -0,0 +1,63 @@
+/*
+ * Copyright 2015 Christian Hemp, Phytec Messtechnik GmbH
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include <arm/imx6dl.dtsi>
+#include "imx6dl.dtsi"
+#include "imx6qdl-phytec-phycore-som.dtsi"
+
+/ {
+ model = "Phytec phyCORE-i.MX6 Duallite/SOLO with NAND";
+ compatible = "phytec,imx6dl-pcm058-nand", "fsl,imx6dl";
+};
+
+&eeprom {
+ status = "okay";
+};
+
+&fec {
+ status = "okay";
+ phy-handle = <&ethphy>;
+ phy-mode = "rgmii";
+ phy-reset-gpios = <&gpio1 14 1>;
+
+ mdio {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ ethphy: ethernet-phy@3 {
+ reg = <3>;
+ max-speed = <100>;
+ };
+ };
+};
+
+&gpmi {
+ status = "okay";
+};
+
+&usdhc1 {
+ status = "okay";
+
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ partition@0 {
+ label = "barebox";
+ reg = <0x0 0x80000>;
+ };
+
+ partition@1 {
+ label = "barebox-environment";
+ reg = <0x80000 0x80000>;
+ };
+};