diff options
author | Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> | 2013-02-03 16:24:10 +0100 |
---|---|---|
committer | Sascha Hauer <s.hauer@pengutronix.de> | 2013-02-05 10:26:49 +0100 |
commit | 345fe0a99fd8b1446d56e5d81549243003d07d46 (patch) | |
tree | 0f38a42b8d70a83206c3e07edf1cb74d1d6722a8 /arch/arm/mach-at91/gpio.c | |
parent | 3e17c2e58f9c71f937e33f809451b62fe2b75635 (diff) | |
download | barebox-345fe0a99fd8b1446d56e5d81549243003d07d46.tar.gz barebox-345fe0a99fd8b1446d56e5d81549243003d07d46.tar.xz |
at91: gpio: split accessor so we can use them for early init
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/arm/mach-at91/gpio.c')
-rw-r--r-- | arch/arm/mach-at91/gpio.c | 131 |
1 files changed, 6 insertions, 125 deletions
diff --git a/arch/arm/mach-at91/gpio.c b/arch/arm/mach-at91/gpio.c index 10efccfdf7..c2618c7b56 100644 --- a/arch/arm/mach-at91/gpio.c +++ b/arch/arm/mach-at91/gpio.c @@ -32,8 +32,9 @@ #include <driver.h> #include <getopt.h> +#include "gpio.h" + #define MAX_GPIO_BANKS 5 -#define MAX_NB_GPIO_PER_BANK 32 static int gpio_banks = 0; @@ -50,16 +51,6 @@ struct at91_gpio_chip { static struct at91_gpio_chip gpio_chip[MAX_GPIO_BANKS]; -static inline unsigned pin_to_bank(unsigned pin) -{ - return pin / MAX_NB_GPIO_PER_BANK; -} - -static inline unsigned pin_to_bank_offset(unsigned pin) -{ - return pin % MAX_NB_GPIO_PER_BANK; -} - static inline struct at91_gpio_chip *pin_to_controller(unsigned pin) { pin /= MAX_NB_GPIO_PER_BANK; @@ -69,11 +60,6 @@ static inline struct at91_gpio_chip *pin_to_controller(unsigned pin) return NULL; } -static inline unsigned pin_to_mask(unsigned pin) -{ - return 1 << pin_to_bank_offset(pin); -} - /** * struct at91_pinctrl_mux_ops - describes an At91 mux ops group * on new IP with support for periph C and D the way to mux in @@ -106,94 +92,6 @@ struct at91_pinctrl_mux_ops { void (*disable_schmitt_trig)(void __iomem *pio, unsigned mask); }; -static void at91_mux_disable_interrupt(void __iomem *pio, unsigned mask) -{ - __raw_writel(mask, pio + PIO_IDR); -} - -static void at91_mux_set_pullup(void __iomem *pio, unsigned mask, bool on) -{ - __raw_writel(mask, pio + (on ? PIO_PUER : PIO_PUDR)); -} - -static void at91_mux_set_multidrive(void __iomem *pio, unsigned mask, bool on) -{ - __raw_writel(mask, pio + (on ? PIO_MDER : PIO_MDDR)); -} - -static void at91_mux_set_A_periph(void __iomem *pio, unsigned mask) -{ - __raw_writel(mask, pio + PIO_ASR); -} - -static void at91_mux_set_B_periph(void __iomem *pio, unsigned mask) -{ - __raw_writel(mask, pio + PIO_BSR); -} - -static void at91_mux_pio3_set_A_periph(void __iomem *pio, unsigned mask) -{ - - __raw_writel(__raw_readl(pio + PIO_ABCDSR1) & ~mask, - pio + PIO_ABCDSR1); - __raw_writel(__raw_readl(pio + PIO_ABCDSR2) & ~mask, - pio + PIO_ABCDSR2); -} - -static void at91_mux_pio3_set_B_periph(void __iomem *pio, unsigned mask) -{ - __raw_writel(__raw_readl(pio + PIO_ABCDSR1) | mask, - pio + PIO_ABCDSR1); - __raw_writel(__raw_readl(pio + PIO_ABCDSR2) & ~mask, - pio + PIO_ABCDSR2); -} - -static void at91_mux_pio3_set_C_periph(void __iomem *pio, unsigned mask) -{ - __raw_writel(__raw_readl(pio + PIO_ABCDSR1) & ~mask, pio + PIO_ABCDSR1); - __raw_writel(__raw_readl(pio + PIO_ABCDSR2) | mask, pio + PIO_ABCDSR2); -} - -static void at91_mux_pio3_set_D_periph(void __iomem *pio, unsigned mask) -{ - __raw_writel(__raw_readl(pio + PIO_ABCDSR1) | mask, pio + PIO_ABCDSR1); - __raw_writel(__raw_readl(pio + PIO_ABCDSR2) | mask, pio + PIO_ABCDSR2); -} - -static void at91_mux_set_deglitch(void __iomem *pio, unsigned mask, bool is_on) -{ - __raw_writel(mask, pio + (is_on ? PIO_IFER : PIO_IFDR)); -} - -static void at91_mux_pio3_set_deglitch(void __iomem *pio, unsigned mask, bool is_on) -{ - if (is_on) - __raw_writel(mask, pio + PIO_IFSCDR); - at91_mux_set_deglitch(pio, mask, is_on); -} - -static void at91_mux_pio3_set_debounce(void __iomem *pio, unsigned mask, - bool is_on, u32 div) -{ - if (is_on) { - __raw_writel(mask, pio + PIO_IFSCER); - __raw_writel(div & PIO_SCDR_DIV, pio + PIO_SCDR); - __raw_writel(mask, pio + PIO_IFER); - } else { - __raw_writel(mask, pio + PIO_IFDR); - } -} - -static void at91_mux_pio3_set_pulldown(void __iomem *pio, unsigned mask, bool is_on) -{ - __raw_writel(mask, pio + (is_on ? PIO_PPDER : PIO_PPDDR)); -} - -static void at91_mux_pio3_disable_schmitt_trig(void __iomem *pio, unsigned mask) -{ - __raw_writel(__raw_readl(pio + PIO_SCHMITT) | mask, pio + PIO_SCHMITT); -} - #ifdef CONFIG_CMD_AT91MUX static unsigned at91_mux_get_pullup(void __iomem *pio, unsigned pin) { @@ -284,21 +182,6 @@ static struct at91_pinctrl_mux_ops at91sam9x5_ops = { .disable_schmitt_trig = at91_mux_pio3_disable_schmitt_trig, }; -static void at91_mux_gpio_disable(void __iomem *pio, unsigned mask) -{ - __raw_writel(mask, pio + PIO_PDR); -} - -static void at91_mux_gpio_enable(void __iomem *pio, unsigned mask) -{ - __raw_writel(mask, pio + PIO_PER); -} - -static void at91_mux_gpio_input(void __iomem *pio, unsigned mask, bool input) -{ - __raw_writel(mask, pio + (input ? PIO_ODR : PIO_OER)); -} - int at91_mux_pin(unsigned pin, enum at91_mux mux, int use_pullup) { struct at91_gpio_chip *at91_gpio = pin_to_controller(pin); @@ -398,7 +281,7 @@ int at91_set_gpio_output(unsigned pin, int value) pin_to_bank(pin) + 'A', pin_to_bank_offset(pin), value); at91_mux_gpio_input(pio, mask, false); - __raw_writel(mask, pio + (value ? PIO_SODR : PIO_CODR)); + at91_mux_gpio_set(pio, mask, value); return 0; } EXPORT_SYMBOL(at91_set_gpio_output); @@ -643,10 +526,8 @@ static int at91_gpio_get(struct gpio_chip *chip, unsigned offset) struct at91_gpio_chip *at91_gpio = to_at91_gpio_chip(chip); void __iomem *pio = at91_gpio->regbase; unsigned mask = 1 << offset; - u32 pdsr; - pdsr = __raw_readl(pio + PIO_PDSR); - return (pdsr & mask) != 0; + return at91_mux_gpio_get(pio, mask); } static void at91_gpio_set(struct gpio_chip *chip, unsigned offset, int value) @@ -655,7 +536,7 @@ static void at91_gpio_set(struct gpio_chip *chip, unsigned offset, int value) void __iomem *pio = at91_gpio->regbase; unsigned mask = 1 << offset; - __raw_writel(mask, pio + (value ? PIO_SODR : PIO_CODR)); + at91_mux_gpio_set(pio, mask, value); } static int at91_gpio_direction_output(struct gpio_chip *chip, unsigned offset, @@ -665,7 +546,7 @@ static int at91_gpio_direction_output(struct gpio_chip *chip, unsigned offset, void __iomem *pio = at91_gpio->regbase; unsigned mask = 1 << offset; - __raw_writel(mask, pio + (value ? PIO_SODR : PIO_CODR)); + at91_mux_gpio_set(pio, mask, value); __raw_writel(mask, pio + PIO_OER); return 0; |