summaryrefslogtreecommitdiffstats
path: root/arch/mips/mach-loongson/include/mach/loongson1.h
diff options
context:
space:
mode:
authorAntony Pavlov <antonynpavlov at gmail.com>2014-01-23 08:00:27 +0100
committerSascha Hauer <s.hauer@pengutronix.de>2014-01-30 10:43:55 +0100
commit0b2b371a554cfa6ef9cdfd01bd450b48118540c5 (patch)
treed80f2c9240064566dced5dd4462f29f365c4c320 /arch/mips/mach-loongson/include/mach/loongson1.h
parent7c0da296139600761700d1e3b16a764372d6d0f6 (diff)
downloadbarebox-0b2b371a554cfa6ef9cdfd01bd450b48118540c5.tar.gz
barebox-0b2b371a554cfa6ef9cdfd01bd450b48118540c5.tar.xz
MIPS: add initial Loongson-1X SoC stuff
This code is based on linux-3.6 code. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/mips/mach-loongson/include/mach/loongson1.h')
-rw-r--r--arch/mips/mach-loongson/include/mach/loongson1.h32
1 files changed, 32 insertions, 0 deletions
diff --git a/arch/mips/mach-loongson/include/mach/loongson1.h b/arch/mips/mach-loongson/include/mach/loongson1.h
new file mode 100644
index 0000000000..12fdbc00bc
--- /dev/null
+++ b/arch/mips/mach-loongson/include/mach/loongson1.h
@@ -0,0 +1,32 @@
+/*
+ * Copyright (c) 2011 Zhang, Keguang <keguang.zhang at gmail.com>
+ *
+ * Register mappings for Loongson 1
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License as published by the
+ * Free Software Foundation; either version 2 of the License, or (at your
+ * option) any later version.
+ */
+
+#ifndef __ASM_MACH_LOONGSON1_LOONGSON1_H
+#define __ASM_MACH_LOONGSON1_LOONGSON1_H
+
+#include <asm/addrspace.h>
+
+/* Loongson 1 Register Bases */
+#define LS1X_UART0_BASE 0x1fe40000
+#define LS1X_UART1_BASE 0x1fe44000
+#define LS1X_UART2_BASE 0x1fe48000
+#define LS1X_UART3_BASE 0x1fe4c000
+#define LS1X_WDT_BASE 0x1fe5c060
+
+/* Loongson 1 watchdog register definitions */
+#define LS1X_WDT_REG(x) \
+ ((void __iomem *)KSEG1ADDR(LS1X_WDT_BASE + (x)))
+
+#define LS1X_WDT_EN LS1X_WDT_REG(0x0)
+#define LS1X_WDT_SET LS1X_WDT_REG(0x4)
+#define LS1X_WDT_TIMER LS1X_WDT_REG(0x8)
+
+#endif /* __ASM_MACH_LOONGSON1_LOONGSON1_H */