diff options
| author | Oleksij Rempel <linux@rempel-privat.de> | 2017-08-09 17:59:07 +0200 |
|---|---|---|
| committer | Lucas Stach <l.stach@pengutronix.de> | 2017-08-15 15:39:25 +0200 |
| commit | cdc65ec8ddaca1e957b6e4dd37c89be76b0a2bb5 (patch) | |
| tree | 616401eb03f3c69dc34855bfd07678fc2d8bfe26 /arch | |
| parent | 4a740d68d413277a379bd65942df3c93328987ed (diff) | |
| download | barebox-cdc65ec8ddaca1e957b6e4dd37c89be76b0a2bb5.tar.gz barebox-cdc65ec8ddaca1e957b6e4dd37c89be76b0a2bb5.tar.xz | |
MIPS: ath79: add barebox update handler
Most of ar93xx SoCs seem to work only with spi.
spifash handler should be enough for now.
Signed-off-by: Oleksij Rempel <linux@rempel-privat.de>
Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/mips/mach-ath79/Makefile | 1 | ||||
| -rw-r--r-- | arch/mips/mach-ath79/bbu.c | 28 |
2 files changed, 29 insertions, 0 deletions
diff --git a/arch/mips/mach-ath79/Makefile b/arch/mips/mach-ath79/Makefile index f3cc6684b8..3772daebad 100644 --- a/arch/mips/mach-ath79/Makefile +++ b/arch/mips/mach-ath79/Makefile @@ -1 +1,2 @@ obj-y += reset.o +obj-y += bbu.o diff --git a/arch/mips/mach-ath79/bbu.c b/arch/mips/mach-ath79/bbu.c new file mode 100644 index 0000000000..701b5752e8 --- /dev/null +++ b/arch/mips/mach-ath79/bbu.c @@ -0,0 +1,28 @@ +/* + * Copyright (c) 2017 Oleksij Rempel <linux@rempel-privat.de> + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 + * as published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#include <common.h> +#include <bbu.h> +#include <init.h> + +static int ath79_init_bbu(void) +{ + bbu_register_std_file_update("barebox", BBU_HANDLER_FLAG_DEFAULT, + "/dev/spiflash.barebox", + filetype_mips_barebox); + + return 0; +} +postcore_initcall(ath79_init_bbu); + + |