diff options
author | Sascha Hauer <s.hauer@pengutronix.de> | 2021-05-17 13:27:45 +0200 |
---|---|---|
committer | Sascha Hauer <s.hauer@pengutronix.de> | 2021-05-17 16:23:06 +0200 |
commit | a5a4c1d5a3c4f89059fb612b5786ec8b61b959f1 (patch) | |
tree | fe87198c6cc02e54d3131d087d2b9f7c3e96c689 /dts/Bindings/arm/trbe.yaml | |
parent | ba9de18c5f211678f5d0f67a0758c632ab774cca (diff) | |
download | barebox-a5a4c1d5a3c4f89059fb612b5786ec8b61b959f1.tar.gz barebox-a5a4c1d5a3c4f89059fb612b5786ec8b61b959f1.tar.xz |
dts: update to v5.13-rc1
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'dts/Bindings/arm/trbe.yaml')
-rw-r--r-- | dts/Bindings/arm/trbe.yaml | 49 |
1 files changed, 49 insertions, 0 deletions
diff --git a/dts/Bindings/arm/trbe.yaml b/dts/Bindings/arm/trbe.yaml new file mode 100644 index 0000000000..4402d7bfd1 --- /dev/null +++ b/dts/Bindings/arm/trbe.yaml @@ -0,0 +1,49 @@ +# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause +# Copyright 2021, Arm Ltd +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/arm/trbe.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: ARM Trace Buffer Extensions + +maintainers: + - Anshuman Khandual <anshuman.khandual@arm.com> + +description: | + Arm Trace Buffer Extension (TRBE) is a per CPU component + for storing trace generated on the CPU to memory. It is + accessed via CPU system registers. The software can verify + if it is permitted to use the component by checking the + TRBIDR register. + +properties: + $nodename: + const: "trbe" + compatible: + items: + - const: arm,trace-buffer-extension + + interrupts: + description: | + Exactly 1 PPI must be listed. For heterogeneous systems where + TRBE is only supported on a subset of the CPUs, please consult + the arm,gic-v3 binding for details on describing a PPI partition. + maxItems: 1 + +required: + - compatible + - interrupts + +additionalProperties: false + +examples: + + - | + #include <dt-bindings/interrupt-controller/arm-gic.h> + + trbe { + compatible = "arm,trace-buffer-extension"; + interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>; + }; +... |