summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/i2c/i2c-wmt.txt
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2019-04-05 14:51:56 +0200
committerSascha Hauer <s.hauer@pengutronix.de>2019-04-08 10:16:55 +0200
commit085594d8fd51379afd94f9b89fcce05ecab02d8d (patch)
treef8007ac06ed951cf8c63b9cedf067264ebac3256 /dts/Bindings/i2c/i2c-wmt.txt
parent6cec968f559cc22939dbe90ebbde245a7e8a85f4 (diff)
downloadbarebox-085594d8fd51379afd94f9b89fcce05ecab02d8d.tar.gz
barebox-085594d8fd51379afd94f9b89fcce05ecab02d8d.tar.xz
dts: update to v5.1-rc3
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'dts/Bindings/i2c/i2c-wmt.txt')
-rw-r--r--dts/Bindings/i2c/i2c-wmt.txt24
1 files changed, 24 insertions, 0 deletions
diff --git a/dts/Bindings/i2c/i2c-wmt.txt b/dts/Bindings/i2c/i2c-wmt.txt
new file mode 100644
index 0000000000..94a425eaa6
--- /dev/null
+++ b/dts/Bindings/i2c/i2c-wmt.txt
@@ -0,0 +1,24 @@
+* Wondermedia I2C Controller
+
+Required properties :
+
+ - compatible : should be "wm,wm8505-i2c"
+ - reg : Offset and length of the register set for the device
+ - interrupts : <IRQ> where IRQ is the interrupt number
+ - clocks : phandle to the I2C clock source
+
+Optional properties :
+
+ - clock-frequency : desired I2C bus clock frequency in Hz.
+ Valid values are 100000 and 400000.
+ Default to 100000 if not specified, or invalid value.
+
+Example :
+
+ i2c_0: i2c@d8280000 {
+ compatible = "wm,wm8505-i2c";
+ reg = <0xd8280000 0x1000>;
+ interrupts = <19>;
+ clocks = <&clki2c0>;
+ clock-frequency = <400000>;
+ };