summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/rng
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2018-09-11 08:26:30 +0200
committerSascha Hauer <s.hauer@pengutronix.de>2018-09-11 17:23:13 +0200
commit35f607bc7da71b302fd6bf3d6d48d7ea66df1195 (patch)
treedd2cf14c56430d21079c794fa6e03d7f5d91070e /dts/Bindings/rng
parent625eea2765d94aee016cf25d9cabecde8eae0775 (diff)
downloadbarebox-35f607bc7da71b302fd6bf3d6d48d7ea66df1195.tar.gz
barebox-35f607bc7da71b302fd6bf3d6d48d7ea66df1195.tar.xz
dts: update to v4.19-rc1
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'dts/Bindings/rng')
-rw-r--r--dts/Bindings/rng/qcom,prng.txt17
1 files changed, 0 insertions, 17 deletions
diff --git a/dts/Bindings/rng/qcom,prng.txt b/dts/Bindings/rng/qcom,prng.txt
deleted file mode 100644
index 8e5853c287..0000000000
--- a/dts/Bindings/rng/qcom,prng.txt
+++ /dev/null
@@ -1,17 +0,0 @@
-Qualcomm MSM pseudo random number generator.
-
-Required properties:
-
-- compatible : should be "qcom,prng"
-- reg : specifies base physical address and size of the registers map
-- clocks : phandle to clock-controller plus clock-specifier pair
-- clock-names : "core" clocks all registers, FIFO and circuits in PRNG IP block
-
-Example:
-
- rng@f9bff000 {
- compatible = "qcom,prng";
- reg = <0xf9bff000 0x200>;
- clocks = <&clock GCC_PRNG_AHB_CLK>;
- clock-names = "core";
- };