diff options
| author | Lucas Stach <l.stach@pengutronix.de> | 2017-07-31 20:03:05 +0200 |
|---|---|---|
| committer | Lucas Stach <l.stach@pengutronix.de> | 2017-07-31 20:03:05 +0200 |
| commit | d14b844b08635c717fb52a294ed8d6872e260315 (patch) | |
| tree | 18607dcdd29688b2fa9528f79423183a68e9898d /dts/Bindings/rng | |
| parent | 858b797e529e26c19bfa893fdb37ed67ff7a6006 (diff) | |
| download | barebox-d14b844b08635c717fb52a294ed8d6872e260315.tar.gz barebox-d14b844b08635c717fb52a294ed8d6872e260315.tar.xz | |
dts: update to v4.13-rc2
Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
Diffstat (limited to 'dts/Bindings/rng')
| -rw-r--r-- | dts/Bindings/rng/mtk-rng.txt | 4 | ||||
| -rw-r--r-- | dts/Bindings/rng/timeriomem_rng.txt | 7 |
2 files changed, 10 insertions, 1 deletions
diff --git a/dts/Bindings/rng/mtk-rng.txt b/dts/Bindings/rng/mtk-rng.txt index a6d62a2abd..366b99bff8 100644 --- a/dts/Bindings/rng/mtk-rng.txt +++ b/dts/Bindings/rng/mtk-rng.txt @@ -2,7 +2,9 @@ Device-Tree bindings for Mediatek random number generator found in Mediatek SoC family Required properties: -- compatible : Should be "mediatek,mt7623-rng" +- compatible : Should be + "mediatek,mt7622-rng", "mediatek,mt7623-rng" : for MT7622 + "mediatek,mt7623-rng" : for MT7623 - clocks : list of clock specifiers, corresponding to entries in clock-names property; - clock-names : Should contain "rng" entries; diff --git a/dts/Bindings/rng/timeriomem_rng.txt b/dts/Bindings/rng/timeriomem_rng.txt index 6616d15866..214940093b 100644 --- a/dts/Bindings/rng/timeriomem_rng.txt +++ b/dts/Bindings/rng/timeriomem_rng.txt @@ -5,6 +5,13 @@ Required properties: - reg : base address to sample from - period : wait time in microseconds to use between samples +Optional properties: +- quality : estimated number of bits of true entropy per 1024 bits read from the + rng. Defaults to zero which causes the kernel's default quality to + be used instead. Note that the default quality is usually zero + which disables using this rng to automatically fill the kernel's + entropy pool. + N.B. currently 'reg' must be four bytes wide and aligned Example: |