path: root/dts/Bindings
diff options
authorSascha Hauer <>2020-01-28 11:01:26 +0100
committerSascha Hauer <>2020-01-28 11:01:26 +0100
commit84b7f86bef670f6751d67131738555fa53ca3f6b (patch)
treeebe41a0ac6e5f1d980cbf44da133fe419fc2a605 /dts/Bindings
parenta4126ca979a762225b5b6b8011e8fe0a261d45bc (diff)
dts: update to v5.5
Signed-off-by: Sascha Hauer <>
Diffstat (limited to 'dts/Bindings')
1 files changed, 13 insertions, 0 deletions
diff --git a/dts/Bindings/net/fsl-fman.txt b/dts/Bindings/net/fsl-fman.txt
index 299c0dcd67..250f8d8cdc 100644
--- a/dts/Bindings/net/fsl-fman.txt
+++ b/dts/Bindings/net/fsl-fman.txt
@@ -403,6 +403,19 @@ PROPERTIES
The settings and programming routines for internal/external
MDIO are different. Must be included for internal MDIO.
+- fsl,erratum-a011043
+ Usage: optional
+ Value type: <boolean>
+ Definition: Indicates the presence of the A011043 erratum
+ describing that the MDIO_CFG[MDIO_RD_ER] bit may be falsely
+ set when reading internal PCS registers. MDIO reads to
+ internal PCS registers may result in having the
+ MDIO_CFG[MDIO_RD_ER] bit set, even when there is no error and
+ read data (MDIO_DATA[MDIO_DATA]) is correct.
+ Software may get false read error when reading internal
+ PCS registers through MDIO. As a workaround, all internal
+ MDIO accesses should ignore the MDIO_CFG[MDIO_RD_ER] bit.
For internal PHY device on internal mdio bus, a PHY node should be created.
See the definition of the PHY node in booting-without-of.txt for an
example of how to define a PHY (Internal PHY has no interrupt line).