summaryrefslogtreecommitdiffstats
path: root/dts/src/arm/dra7.dtsi
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2016-06-13 07:29:37 +0200
committerSascha Hauer <s.hauer@pengutronix.de>2016-06-13 07:29:37 +0200
commit83e61900b02965d01f0885e2db2077df35be7f56 (patch)
treef292ad6c13d2baabd7d7d2b9285120c38a7c62cf /dts/src/arm/dra7.dtsi
parent6ea52c3bc3d85897101b01d61efa7f262bd9bb4f (diff)
downloadbarebox-83e61900b02965d01f0885e2db2077df35be7f56.tar.gz
barebox-83e61900b02965d01f0885e2db2077df35be7f56.tar.xz
dts: update to v4.5
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'dts/src/arm/dra7.dtsi')
-rw-r--r--dts/src/arm/dra7.dtsi10
1 files changed, 10 insertions, 0 deletions
diff --git a/dts/src/arm/dra7.dtsi b/dts/src/arm/dra7.dtsi
index c4d9175b90..f82aa44c3c 100644
--- a/dts/src/arm/dra7.dtsi
+++ b/dts/src/arm/dra7.dtsi
@@ -1500,6 +1500,16 @@
0x48485200 0x2E00>;
#address-cells = <1>;
#size-cells = <1>;
+
+ /*
+ * Do not allow gating of cpsw clock as workaround
+ * for errata i877. Keeping internal clock disabled
+ * causes the device switching characteristics
+ * to degrade over time and eventually fail to meet
+ * the data manual delay time/skew specs.
+ */
+ ti,no-idle;
+
/*
* rx_thresh_pend
* rx_pend