summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--arch/arm/dts/stm32mp157a-dk1.dtsi4
-rw-r--r--arch/arm/dts/tegra124-jetson-tk1.dts2
-rw-r--r--dts/Bindings/arm/al,alpine.yaml21
-rw-r--r--dts/Bindings/arm/amazon,al.yaml33
-rw-r--r--dts/Bindings/arm/amlogic.yaml1
-rw-r--r--dts/Bindings/arm/arm,integrator.yaml6
-rw-r--r--dts/Bindings/arm/arm,realview.yaml66
-rw-r--r--dts/Bindings/arm/arm,scmi.txt2
-rw-r--r--dts/Bindings/arm/arm,scpi.txt2
-rw-r--r--dts/Bindings/arm/arm,vexpress-juno.yaml12
-rw-r--r--dts/Bindings/arm/bcm/brcm,bcm11351.yaml2
-rw-r--r--dts/Bindings/arm/bcm/brcm,bcm21664.yaml2
-rw-r--r--dts/Bindings/arm/bcm/brcm,bcm23550.yaml2
-rw-r--r--dts/Bindings/arm/bcm/brcm,cygnus.yaml20
-rw-r--r--dts/Bindings/arm/bcm/brcm,hr2.yaml2
-rw-r--r--dts/Bindings/arm/bcm/brcm,ns2.yaml4
-rw-r--r--dts/Bindings/arm/bcm/brcm,nsp.yaml14
-rw-r--r--dts/Bindings/arm/bcm/brcm,stingray.yaml6
-rw-r--r--dts/Bindings/arm/bcm/brcm,vulcan-soc.yaml4
-rw-r--r--dts/Bindings/arm/bcm/raspberrypi,bcm2835-firmware.txt14
-rw-r--r--dts/Bindings/arm/bcm/raspberrypi,bcm2835-firmware.yaml68
-rw-r--r--dts/Bindings/arm/coresight-cti.yaml20
-rw-r--r--dts/Bindings/arm/coresight.txt13
-rw-r--r--dts/Bindings/arm/cpus.yaml4
-rw-r--r--dts/Bindings/arm/freescale/fsl,scu.txt2
-rw-r--r--dts/Bindings/arm/fsl.yaml18
-rw-r--r--dts/Bindings/arm/intel,keembay.yaml19
-rw-r--r--dts/Bindings/arm/keystone/ti,k3-sci-common.yaml44
-rw-r--r--dts/Bindings/arm/marvell/ap80x-system-controller.txt2
-rw-r--r--dts/Bindings/arm/marvell/cp110-system-controller.txt2
-rw-r--r--dts/Bindings/arm/mediatek.yaml5
-rw-r--r--dts/Bindings/arm/mediatek/mediatek,pericfg.yaml30
-rw-r--r--dts/Bindings/arm/microchip,sparx5.yaml65
-rw-r--r--dts/Bindings/arm/mstar/mstar,l3bridge.yaml44
-rw-r--r--dts/Bindings/arm/mstar/mstar.yaml33
-rw-r--r--dts/Bindings/arm/nvidia,tegra194-ccplex.yaml69
-rw-r--r--dts/Bindings/arm/renesas.yaml13
-rw-r--r--dts/Bindings/arm/rockchip.yaml6
-rw-r--r--dts/Bindings/arm/stm32/st,stm32-syscon.yaml14
-rw-r--r--dts/Bindings/arm/sunxi.yaml5
-rw-r--r--dts/Bindings/arm/tegra.yaml18
-rw-r--r--dts/Bindings/bus/baikal,bt1-apb.yaml2
-rw-r--r--dts/Bindings/bus/baikal,bt1-axi.yaml2
-rw-r--r--dts/Bindings/bus/mti,mips-cdmm.yaml35
-rw-r--r--dts/Bindings/clock/brcm,bcm2711-dvp.yaml47
-rw-r--r--dts/Bindings/clock/brcm,bcm63xx-clocks.txt2
-rw-r--r--dts/Bindings/clock/clock-bindings.txt2
-rw-r--r--dts/Bindings/clock/idt,versaclock5.txt92
-rw-r--r--dts/Bindings/clock/idt,versaclock5.yaml154
-rw-r--r--dts/Bindings/clock/imx35-clock.yaml2
-rw-r--r--dts/Bindings/clock/imx7ulp-clock.txt103
-rw-r--r--dts/Bindings/clock/imx7ulp-pcc-clock.yaml121
-rw-r--r--dts/Bindings/clock/imx7ulp-scg-clock.yaml99
-rw-r--r--dts/Bindings/clock/imx8qxp-lpcg.yaml2
-rw-r--r--dts/Bindings/clock/ingenic,cgu.yaml16
-rw-r--r--dts/Bindings/clock/microchip,sparx5-dpll.yaml52
-rw-r--r--dts/Bindings/clock/qcom,a53pll.yaml21
-rw-r--r--dts/Bindings/clock/qcom,gpucc.yaml (renamed from dts/Bindings/clock/qcom,sdm845-gpucc.yaml)18
-rw-r--r--dts/Bindings/clock/qcom,mmcc.yaml2
-rw-r--r--dts/Bindings/clock/qcom,msm8996-apcc.yaml54
-rw-r--r--dts/Bindings/clock/qcom,rpmcc.txt4
-rw-r--r--dts/Bindings/clock/qcom,sc7180-gpucc.yaml74
-rw-r--r--dts/Bindings/clock/qcom,sc7180-lpasscorecc.yaml108
-rw-r--r--dts/Bindings/clock/renesas,cpg-clocks.yaml241
-rw-r--r--dts/Bindings/clock/renesas,cpg-mssr.yaml1
-rw-r--r--dts/Bindings/clock/renesas,r8a73a4-cpg-clocks.txt33
-rw-r--r--dts/Bindings/clock/renesas,r8a7740-cpg-clocks.txt41
-rw-r--r--dts/Bindings/clock/renesas,r8a7778-cpg-clocks.txt47
-rw-r--r--dts/Bindings/clock/renesas,r8a7779-cpg-clocks.txt49
-rw-r--r--dts/Bindings/clock/renesas,rz-cpg-clocks.txt53
-rw-r--r--dts/Bindings/clock/renesas,sh73a0-cpg-clocks.txt35
-rw-r--r--dts/Bindings/clock/rockchip,rk3288-cru.txt8
-rw-r--r--dts/Bindings/clock/silabs,si514.txt2
-rw-r--r--dts/Bindings/clock/silabs,si5351.txt2
-rw-r--r--dts/Bindings/clock/silabs,si570.txt4
-rw-r--r--dts/Bindings/clock/sprd,sc9863a-clk.yaml2
-rw-r--r--dts/Bindings/clock/ti,cdce706.txt2
-rw-r--r--dts/Bindings/clock/ti,cdce925.txt8
-rw-r--r--dts/Bindings/cpufreq/cpufreq-dt.txt3
-rw-r--r--dts/Bindings/cpufreq/cpufreq-mediatek.txt4
-rw-r--r--dts/Bindings/cpufreq/nvidia,tegra20-cpufreq.txt2
-rw-r--r--dts/Bindings/crypto/ti,sa2ul.yaml76
-rw-r--r--dts/Bindings/devfreq/rk3399_dmc.txt2
-rw-r--r--dts/Bindings/display/allwinner,sun8i-a83t-de2-mixer.yaml3
-rw-r--r--dts/Bindings/display/brcm,bcm-vc4.txt174
-rw-r--r--dts/Bindings/display/brcm,bcm2835-dpi.yaml62
-rw-r--r--dts/Bindings/display/brcm,bcm2835-dsi0.yaml84
-rw-r--r--dts/Bindings/display/brcm,bcm2835-hdmi.yaml79
-rw-r--r--dts/Bindings/display/brcm,bcm2835-hvs.yaml37
-rw-r--r--dts/Bindings/display/brcm,bcm2835-pixelvalve0.yaml40
-rw-r--r--dts/Bindings/display/brcm,bcm2835-txp.yaml37
-rw-r--r--dts/Bindings/display/brcm,bcm2835-v3d.yaml42
-rw-r--r--dts/Bindings/display/brcm,bcm2835-vc4.yaml34
-rw-r--r--dts/Bindings/display/brcm,bcm2835-vec.yaml44
-rw-r--r--dts/Bindings/display/bridge/nwl-dsi.yaml22
-rw-r--r--dts/Bindings/display/bridge/renesas,lvds.txt85
-rw-r--r--dts/Bindings/display/bridge/renesas,lvds.yaml248
-rw-r--r--dts/Bindings/display/bridge/simple-bridge.yaml18
-rw-r--r--dts/Bindings/display/bridge/ti,sn65dsi86.txt87
-rw-r--r--dts/Bindings/display/bridge/ti,sn65dsi86.yaml293
-rw-r--r--dts/Bindings/display/bridge/ti,tfp410.txt66
-rw-r--r--dts/Bindings/display/bridge/ti,tfp410.yaml131
-rw-r--r--dts/Bindings/display/connector/analog-tv-connector.txt31
-rw-r--r--dts/Bindings/display/connector/analog-tv-connector.yaml52
-rw-r--r--dts/Bindings/display/connector/dvi-connector.txt36
-rw-r--r--dts/Bindings/display/connector/dvi-connector.yaml70
-rw-r--r--dts/Bindings/display/connector/hdmi-connector.txt31
-rw-r--r--dts/Bindings/display/connector/hdmi-connector.yaml64
-rw-r--r--dts/Bindings/display/connector/vga-connector.txt36
-rw-r--r--dts/Bindings/display/connector/vga-connector.yaml46
-rw-r--r--dts/Bindings/display/dsi-controller.yaml10
-rw-r--r--dts/Bindings/display/ilitek,ili9486.yaml4
-rw-r--r--dts/Bindings/display/ingenic,ipu.yaml65
-rw-r--r--dts/Bindings/display/ingenic,lcd.txt45
-rw-r--r--dts/Bindings/display/ingenic,lcd.yaml126
-rw-r--r--dts/Bindings/display/msm/dsi.txt1
-rw-r--r--dts/Bindings/display/msm/gmu.yaml38
-rw-r--r--dts/Bindings/display/msm/gpu.txt28
-rw-r--r--dts/Bindings/display/panel/asus,z00t-tm5p5-nt35596.yaml4
-rw-r--r--dts/Bindings/display/panel/boe,tv101wum-nl6.yaml12
-rw-r--r--dts/Bindings/display/panel/elida,kd35t133.yaml4
-rw-r--r--dts/Bindings/display/panel/feixin,k101-im2ba02.yaml6
-rw-r--r--dts/Bindings/display/panel/ilitek,ili9322.yaml3
-rw-r--r--dts/Bindings/display/panel/ilitek,ili9881c.yaml3
-rw-r--r--dts/Bindings/display/panel/innolux,p079zca.txt22
-rw-r--r--dts/Bindings/display/panel/leadtek,ltk050h3146w.yaml4
-rw-r--r--dts/Bindings/display/panel/leadtek,ltk500hd1829.yaml4
-rw-r--r--dts/Bindings/display/panel/novatek,nt35510.yaml4
-rw-r--r--dts/Bindings/display/panel/panel-dsi-cm.txt29
-rw-r--r--dts/Bindings/display/panel/panel-dsi-cm.yaml86
-rw-r--r--dts/Bindings/display/panel/panel-simple-dsi.yaml2
-rw-r--r--dts/Bindings/display/panel/panel-simple.yaml8
-rw-r--r--dts/Bindings/display/panel/panel-timing.yaml20
-rw-r--r--dts/Bindings/display/panel/raydium,rm68200.yaml4
-rw-r--r--dts/Bindings/display/panel/rocktech,jh057n00900.txt23
-rw-r--r--dts/Bindings/display/panel/rocktech,jh057n00900.yaml71
-rw-r--r--dts/Bindings/display/panel/samsung,s6e88a0-ams452ef01.yaml4
-rw-r--r--dts/Bindings/display/panel/samsung,s6e8aa0.txt56
-rw-r--r--dts/Bindings/display/panel/samsung,s6e8aa0.yaml100
-rw-r--r--dts/Bindings/display/panel/sharp,lq101r1sx01.txt49
-rw-r--r--dts/Bindings/display/panel/sharp,lq101r1sx01.yaml87
-rw-r--r--dts/Bindings/display/panel/visionox,rm69299.yaml2
-rw-r--r--dts/Bindings/display/simple-framebuffer.yaml44
-rw-r--r--dts/Bindings/display/st,stm32-dsi.yaml3
-rw-r--r--dts/Bindings/display/ti/ti,j721e-dss.yaml2
-rw-r--r--dts/Bindings/display/tilcdc/tilcdc.txt2
-rw-r--r--dts/Bindings/display/xlnx/xlnx,zynqmp-dpsub.yaml174
-rw-r--r--dts/Bindings/dma/arm-pl330.txt1
-rw-r--r--dts/Bindings/dma/owl-dma.txt47
-rw-r--r--dts/Bindings/dma/owl-dma.yaml79
-rw-r--r--dts/Bindings/dma/renesas,rcar-dmac.yaml1
-rw-r--r--dts/Bindings/dma/renesas,usb-dmac.yaml2
-rw-r--r--dts/Bindings/dma/snps,dma-spear1340.yaml176
-rw-r--r--dts/Bindings/dma/snps-dma.txt69
-rw-r--r--dts/Bindings/dma/xilinx/xlnx,zynqmp-dpdma.yaml68
-rw-r--r--dts/Bindings/dsp/fsl,dsp.yaml4
-rw-r--r--dts/Bindings/example-schema.yaml4
-rw-r--r--dts/Bindings/firmware/qcom,scm.txt2
-rw-r--r--dts/Bindings/fpga/fpga-region.txt2
-rw-r--r--dts/Bindings/fpga/xilinx-slave-serial.txt16
-rw-r--r--dts/Bindings/fsi/ibm,fsi2spi.yaml2
-rw-r--r--dts/Bindings/fuse/nvidia,tegra20-fuse.txt5
-rw-r--r--dts/Bindings/gpio/brcm,xgs-iproc-gpio.yaml6
-rw-r--r--dts/Bindings/gpio/gpio-pca953x.txt1
-rw-r--r--dts/Bindings/gpio/gpio-pca9570.yaml47
-rw-r--r--dts/Bindings/gpio/gpio-zynq.txt4
-rw-r--r--dts/Bindings/gpio/mrvl-gpio.txt48
-rw-r--r--dts/Bindings/gpio/mrvl-gpio.yaml173
-rw-r--r--dts/Bindings/gpio/renesas,rcar-gpio.yaml58
-rw-r--r--dts/Bindings/gpu/nvidia,gk20a.txt25
-rw-r--r--dts/Bindings/gpu/vivante,gc.yaml3
-rw-r--r--dts/Bindings/hwlock/qcom-hwspinlock.txt39
-rw-r--r--dts/Bindings/hwlock/qcom-hwspinlock.yaml42
-rw-r--r--dts/Bindings/hwmon/adi,axi-fan-control.yaml2
-rw-r--r--dts/Bindings/hwmon/gpio-fan.txt3
-rw-r--r--dts/Bindings/hwmon/lm90.txt4
-rw-r--r--dts/Bindings/hwmon/microchip,sparx5-temp.yaml44
-rw-r--r--dts/Bindings/hwmon/ti,tmp513.yaml4
-rw-r--r--dts/Bindings/i2c/i2c-gpio.yaml8
-rw-r--r--dts/Bindings/i2c/i2c-imx-lpi2c.txt20
-rw-r--r--dts/Bindings/i2c/i2c-imx-lpi2c.yaml47
-rw-r--r--dts/Bindings/i2c/i2c-imx.txt49
-rw-r--r--dts/Bindings/i2c/i2c-imx.yaml103
-rw-r--r--dts/Bindings/i2c/i2c-mt65xx.txt1
-rw-r--r--dts/Bindings/i2c/i2c-mxs.txt25
-rw-r--r--dts/Bindings/i2c/i2c-mxs.yaml51
-rw-r--r--dts/Bindings/i2c/i2c-pxa.txt31
-rw-r--r--dts/Bindings/i2c/i2c-pxa.yaml74
-rw-r--r--dts/Bindings/i2c/i2c.txt10
-rw-r--r--dts/Bindings/i2c/marvell,mv64xxx-i2c.yaml3
-rw-r--r--dts/Bindings/i2c/nvidia,tegra20-i2c.txt19
-rw-r--r--dts/Bindings/i2c/renesas,i2c.txt1
-rw-r--r--dts/Bindings/i2c/renesas,iic.txt1
-rw-r--r--dts/Bindings/iio/accel/adi,adxl345.yaml4
-rw-r--r--dts/Bindings/iio/accel/kionix,kxsd9.txt22
-rw-r--r--dts/Bindings/iio/accel/kionix,kxsd9.yaml65
-rw-r--r--dts/Bindings/iio/adc/adi,ad7606.yaml8
-rw-r--r--dts/Bindings/iio/adc/ingenic,adc.txt49
-rw-r--r--dts/Bindings/iio/adc/ingenic,adc.yaml71
-rw-r--r--dts/Bindings/iio/adc/maxim,max1238.yaml2
-rw-r--r--dts/Bindings/iio/adc/qcom,spmi-vadc.txt173
-rw-r--r--dts/Bindings/iio/adc/qcom,spmi-vadc.yaml276
-rw-r--r--dts/Bindings/iio/adc/rockchip-saradc.yaml8
-rw-r--r--dts/Bindings/iio/adc/ti,ads8688.yaml45
-rw-r--r--dts/Bindings/iio/adc/ti-ads8688.txt20
-rw-r--r--dts/Bindings/iio/amplifiers/adi,hmc425a.yaml4
-rw-r--r--dts/Bindings/iio/chemical/atlas,sensor.yaml4
-rw-r--r--dts/Bindings/iio/chemical/sensirion,scd30.yaml68
-rw-r--r--dts/Bindings/iio/dac/adi,ad5770r.yaml60
-rw-r--r--dts/Bindings/iio/dac/ti,dac7612.txt2
-rw-r--r--dts/Bindings/iio/iio-bindings.txt2
-rw-r--r--dts/Bindings/iio/imu/bosch,bmi160.yaml14
-rw-r--r--dts/Bindings/iio/imu/invensense,icm42600.yaml90
-rw-r--r--dts/Bindings/iio/light/apds9300.txt2
-rw-r--r--dts/Bindings/iio/light/apds9960.txt2
-rw-r--r--dts/Bindings/iio/light/opt3001.txt2
-rw-r--r--dts/Bindings/iio/light/vishay,vcnl4000.yaml22
-rw-r--r--dts/Bindings/iio/light/vl6180.txt2
-rw-r--r--dts/Bindings/iio/magnetometer/ak8975.txt30
-rw-r--r--dts/Bindings/iio/magnetometer/asahi-kasei,ak8975.yaml83
-rw-r--r--dts/Bindings/iio/magnetometer/bmc150_magn.txt6
-rw-r--r--dts/Bindings/iio/multiplexer/io-channel-mux.txt2
-rw-r--r--dts/Bindings/iio/potentiometer/mcp41010.txt2
-rw-r--r--dts/Bindings/iio/potentiostat/lmp91000.txt4
-rw-r--r--dts/Bindings/iio/pressure/asc,dlhl60d.yaml2
-rw-r--r--dts/Bindings/iio/proximity/devantech-srf04.yaml4
-rw-r--r--dts/Bindings/iio/proximity/vishay,vcnl3020.yaml4
-rw-r--r--dts/Bindings/iio/temperature/adi,ltc2983.yaml2
-rw-r--r--dts/Bindings/input/imx-keypad.txt53
-rw-r--r--dts/Bindings/input/imx-keypad.yaml85
-rw-r--r--dts/Bindings/input/matrix-keymap.txt28
-rw-r--r--dts/Bindings/input/matrix-keymap.yaml46
-rw-r--r--dts/Bindings/input/touchscreen/cypress,cy8ctma140.yaml2
-rw-r--r--dts/Bindings/input/touchscreen/edt-ft5x06.yaml10
-rw-r--r--dts/Bindings/input/touchscreen/eeti,exc3000.yaml58
-rw-r--r--dts/Bindings/input/touchscreen/exc3000.txt26
-rw-r--r--dts/Bindings/input/touchscreen/goodix.yaml5
-rw-r--r--dts/Bindings/input/touchscreen/touchscreen.yaml12
-rw-r--r--dts/Bindings/interconnect/fsl,imx8m-noc.yaml20
-rw-r--r--dts/Bindings/interconnect/qcom,sc7180.yaml2
-rw-r--r--dts/Bindings/interconnect/qcom,sdm845.yaml2
-rw-r--r--dts/Bindings/interrupt-controller/arm,gic.yaml4
-rw-r--r--dts/Bindings/interrupt-controller/brcm,l2-intc.txt5
-rw-r--r--dts/Bindings/interrupt-controller/ingenic,intc.yaml22
-rw-r--r--dts/Bindings/interrupt-controller/loongson,htvec.yaml4
-rw-r--r--dts/Bindings/interrupt-controller/loongson,liointc.yaml4
-rw-r--r--dts/Bindings/interrupt-controller/mips-gic.txt67
-rw-r--r--dts/Bindings/interrupt-controller/mrvl,intc.txt64
-rw-r--r--dts/Bindings/interrupt-controller/mrvl,intc.yaml134
-rw-r--r--dts/Bindings/interrupt-controller/mti,gic.yaml146
-rw-r--r--dts/Bindings/interrupt-controller/renesas,rza1-irqc.txt43
-rw-r--r--dts/Bindings/interrupt-controller/renesas,rza1-irqc.yaml80
-rw-r--r--dts/Bindings/interrupt-controller/ti,sci-intr.txt2
-rw-r--r--dts/Bindings/iommu/arm,smmu.yaml31
-rw-r--r--dts/Bindings/iommu/mediatek,iommu.txt2
-rw-r--r--dts/Bindings/iommu/renesas,ipmmu-vmsa.yaml2
-rw-r--r--dts/Bindings/leds/backlight/gpio-backlight.txt16
-rw-r--r--dts/Bindings/leds/backlight/gpio-backlight.yaml41
-rw-r--r--dts/Bindings/leds/backlight/led-backlight.txt28
-rw-r--r--dts/Bindings/leds/backlight/led-backlight.yaml57
-rw-r--r--dts/Bindings/leds/backlight/pwm-backlight.txt61
-rw-r--r--dts/Bindings/leds/backlight/pwm-backlight.yaml104
-rw-r--r--dts/Bindings/leds/backlight/qcom-wled.yaml3
-rw-r--r--dts/Bindings/leds/cznic,turris-omnia-leds.yaml90
-rw-r--r--dts/Bindings/leds/leds-class-multicolor.yaml37
-rw-r--r--dts/Bindings/leds/leds-lm3532.txt2
-rw-r--r--dts/Bindings/leds/leds-lm3601x.txt4
-rw-r--r--dts/Bindings/leds/leds-lm36274.txt2
-rw-r--r--dts/Bindings/leds/leds-lm3692x.txt2
-rw-r--r--dts/Bindings/leds/leds-lm3697.txt2
-rw-r--r--dts/Bindings/leds/leds-lp55xx.txt228
-rw-r--r--dts/Bindings/leds/leds-lp55xx.yaml220
-rw-r--r--dts/Bindings/leds/leds-lp8860.txt2
-rw-r--r--dts/Bindings/leds/leds-pca955x.txt6
-rw-r--r--dts/Bindings/mailbox/fsl,mu.yaml12
-rw-r--r--dts/Bindings/mailbox/mtk-gce.txt8
-rw-r--r--dts/Bindings/mailbox/qcom,apcs-kpss-global.yaml2
-rw-r--r--dts/Bindings/mailbox/qcom-ipcc.yaml2
-rw-r--r--dts/Bindings/media/allwinner,sun8i-a83t-de2-rotate.yaml4
-rw-r--r--dts/Bindings/media/allwinner,sun8i-h3-deinterlace.yaml4
-rw-r--r--dts/Bindings/media/i2c/adv7180.txt49
-rw-r--r--dts/Bindings/media/i2c/adv7180.yaml183
-rw-r--r--dts/Bindings/media/i2c/chrontel,ch7322.yaml67
-rw-r--r--dts/Bindings/media/i2c/dongwoon,dw9768.yaml97
-rw-r--r--dts/Bindings/media/i2c/imi,rdacm2x-gmsl.yaml159
-rw-r--r--dts/Bindings/media/i2c/imx274.txt5
-rw-r--r--dts/Bindings/media/i2c/maxim,max9286.yaml366
-rw-r--r--dts/Bindings/media/i2c/ov8856.yaml3
-rw-r--r--dts/Bindings/media/renesas,csi2.yaml18
-rw-r--r--dts/Bindings/media/renesas,fcp.txt34
-rw-r--r--dts/Bindings/media/renesas,fcp.yaml66
-rw-r--r--dts/Bindings/media/renesas,fdp1.txt37
-rw-r--r--dts/Bindings/media/renesas,fdp1.yaml69
-rw-r--r--dts/Bindings/media/renesas,vsp1.txt30
-rw-r--r--dts/Bindings/media/renesas,vsp1.yaml97
-rw-r--r--dts/Bindings/media/rockchip-vpu.yaml4
-rw-r--r--dts/Bindings/media/xilinx/video.txt2
-rw-r--r--dts/Bindings/media/xilinx/xlnx,csi2rxss.yaml236
-rw-r--r--dts/Bindings/memory-controllers/fsl/mmdc.txt35
-rw-r--r--dts/Bindings/memory-controllers/fsl/mmdc.yaml49
-rw-r--r--dts/Bindings/memory-controllers/ingenic,nemc.yaml8
-rw-r--r--dts/Bindings/memory-controllers/mediatek,smi-common.txt5
-rw-r--r--dts/Bindings/memory-controllers/mediatek,smi-larb.txt3
-rw-r--r--dts/Bindings/memory-controllers/renesas,rpc-if.yaml88
-rw-r--r--dts/Bindings/memory-controllers/st,stm32-fmc2-ebi.yaml252
-rw-r--r--dts/Bindings/mfd/aspeed-lpc.txt2
-rw-r--r--dts/Bindings/mfd/atmel-tcb.txt56
-rw-r--r--dts/Bindings/mfd/cirrus,madera.yaml34
-rw-r--r--dts/Bindings/mfd/cros-ec.txt76
-rw-r--r--dts/Bindings/mfd/da9062.txt4
-rw-r--r--dts/Bindings/mfd/gateworks-gsc.yaml9
-rw-r--r--dts/Bindings/mfd/google,cros-ec.yaml129
-rw-r--r--dts/Bindings/mfd/khadas,mcu.yaml44
-rw-r--r--dts/Bindings/mfd/st,stm32-lptimer.yaml5
-rw-r--r--dts/Bindings/mfd/st,stmfx.yaml122
-rw-r--r--dts/Bindings/mfd/st,stpmic1.yaml24
-rw-r--r--dts/Bindings/mfd/stmfx.txt28
-rw-r--r--dts/Bindings/mfd/syscon.yaml5
-rw-r--r--dts/Bindings/mfd/ti,j721e-system-controller.yaml73
-rw-r--r--dts/Bindings/mfd/twl-family.txt2
-rw-r--r--dts/Bindings/mfd/wlf,arizona.yaml22
-rw-r--r--dts/Bindings/mips/ingenic/devices.yaml17
-rw-r--r--dts/Bindings/mips/ingenic/ingenic,cpu.yaml67
-rw-r--r--dts/Bindings/mips/loongson/devices.yaml20
-rw-r--r--dts/Bindings/misc/fsl,qoriq-mc.txt52
-rw-r--r--dts/Bindings/misc/olpc,xo1.75-ec.txt23
-rw-r--r--dts/Bindings/misc/olpc,xo1.75-ec.yaml52
-rw-r--r--dts/Bindings/mmc/amlogic,meson-mx-sdhc.yaml6
-rw-r--r--dts/Bindings/mmc/arasan,sdhci.txt192
-rw-r--r--dts/Bindings/mmc/arasan,sdhci.yaml299
-rw-r--r--dts/Bindings/mmc/fsl-imx-esdhc.txt67
-rw-r--r--dts/Bindings/mmc/fsl-imx-esdhc.yaml124
-rw-r--r--dts/Bindings/mmc/fsl-imx-mmc.txt23
-rw-r--r--dts/Bindings/mmc/fsl-imx-mmc.yaml53
-rw-r--r--dts/Bindings/mmc/ingenic,mmc.yaml14
-rw-r--r--dts/Bindings/mmc/mmc-controller.yaml5
-rw-r--r--dts/Bindings/mmc/mmc-pwrseq-emmc.txt25
-rw-r--r--dts/Bindings/mmc/mmc-pwrseq-emmc.yaml46
-rw-r--r--dts/Bindings/mmc/mmc-pwrseq-sd8787.txt16
-rw-r--r--dts/Bindings/mmc/mmc-pwrseq-sd8787.yaml39
-rw-r--r--dts/Bindings/mmc/mmc-pwrseq-simple.txt31
-rw-r--r--dts/Bindings/mmc/mmc-pwrseq-simple.yaml62
-rw-r--r--dts/Bindings/mmc/mtk-sd.txt1
-rw-r--r--dts/Bindings/mmc/mxs-mmc.txt27
-rw-r--r--dts/Bindings/mmc/mxs-mmc.yaml58
-rw-r--r--dts/Bindings/mmc/renesas,sdhi.txt114
-rw-r--r--dts/Bindings/mmc/renesas,sdhi.yaml191
-rw-r--r--dts/Bindings/mmc/sdhci-am654.txt1
-rw-r--r--dts/Bindings/mmc/sdhci-msm.txt18
-rw-r--r--dts/Bindings/mtd/arasan,nand-controller.yaml8
-rw-r--r--dts/Bindings/mtd/davinci-nand.txt4
-rw-r--r--dts/Bindings/mtd/fsl-upm-nand.txt10
-rw-r--r--dts/Bindings/mtd/gpmi-nand.txt75
-rw-r--r--dts/Bindings/mtd/gpmi-nand.yaml118
-rw-r--r--dts/Bindings/mtd/mxc-nand.txt19
-rw-r--r--dts/Bindings/mtd/mxc-nand.yaml42
-rw-r--r--dts/Bindings/mtd/nand-controller.yaml7
-rw-r--r--dts/Bindings/mtd/st,stm32-fmc2-nand.yaml85
-rw-r--r--dts/Bindings/net/amlogic,meson-dwmac.yaml3
-rw-r--r--dts/Bindings/net/dsa/dsa.txt255
-rw-r--r--dts/Bindings/net/dsa/dsa.yaml92
-rw-r--r--dts/Bindings/net/dsa/ocelot.txt105
-rw-r--r--dts/Bindings/net/ethernet-phy.yaml12
-rw-r--r--dts/Bindings/net/mdio.yaml7
-rw-r--r--dts/Bindings/net/mscc-phy-vsc8531.txt3
-rw-r--r--dts/Bindings/net/qcom,ipa.yaml12
-rw-r--r--dts/Bindings/net/realtek-bluetooth.yaml2
-rw-r--r--dts/Bindings/net/socionext,uniphier-ave4.yaml12
-rw-r--r--dts/Bindings/net/stm32-dwmac.yaml12
-rw-r--r--dts/Bindings/net/ti,cpsw-switch.yaml62
-rw-r--r--dts/Bindings/net/ti,dp83867.yaml2
-rw-r--r--dts/Bindings/net/ti,dp83869.yaml18
-rw-r--r--dts/Bindings/net/ti,k3-am654-cpsw-nuss.yaml66
-rw-r--r--dts/Bindings/net/wireless/microchip,wilc1000.yaml71
-rw-r--r--dts/Bindings/nvmem/allwinner,sun4i-a10-sid.yaml19
-rw-r--r--dts/Bindings/nvmem/imx-ocotp.yaml24
-rw-r--r--dts/Bindings/nvmem/qcom,qfprom.yaml96
-rw-r--r--dts/Bindings/nvmem/qfprom.txt35
-rw-r--r--dts/Bindings/pci/cdns,cdns-pcie-host.yaml8
-rw-r--r--dts/Bindings/pci/nvidia,tegra20-pcie.txt12
-rw-r--r--dts/Bindings/pci/pci.txt4
-rw-r--r--dts/Bindings/pci/qcom,pcie.txt15
-rw-r--r--dts/Bindings/pci/ti,j721e-pci-ep.yaml93
-rw-r--r--dts/Bindings/pci/ti,j721e-pci-host.yaml112
-rw-r--r--dts/Bindings/pci/xilinx-versal-cpm.yaml99
-rw-r--r--dts/Bindings/phy/amlogic,meson-g12a-usb2-phy.yaml6
-rw-r--r--dts/Bindings/phy/brcm,bcm63xx-usbh-phy.yaml79
-rw-r--r--dts/Bindings/phy/phy-armada38x-comphy.txt10
-rw-r--r--dts/Bindings/phy/phy-rockchip-inno-usb2.yaml6
-rw-r--r--dts/Bindings/phy/qcom,ipq806x-usb-phy-hs.yaml55
-rw-r--r--dts/Bindings/phy/qcom,ipq806x-usb-phy-ss.yaml73
-rw-r--r--dts/Bindings/phy/qcom,qmp-phy.yaml15
-rw-r--r--dts/Bindings/phy/qcom,qmp-usb3-dp-phy.yaml9
-rw-r--r--dts/Bindings/phy/qcom,qusb2-phy.yaml29
-rw-r--r--dts/Bindings/phy/renesas,usb2-phy.yaml1
-rw-r--r--dts/Bindings/phy/renesas,usb3-phy.yaml1
-rw-r--r--dts/Bindings/phy/samsung,ufs-phy.yaml75
-rw-r--r--dts/Bindings/phy/socionext,uniphier-pcie-phy.yaml8
-rw-r--r--dts/Bindings/phy/socionext,uniphier-usb3hs-phy.yaml12
-rw-r--r--dts/Bindings/phy/socionext,uniphier-usb3ss-phy.yaml22
-rw-r--r--dts/Bindings/phy/ti,phy-gmii-sel.yaml104
-rw-r--r--dts/Bindings/phy/ti,phy-j721e-wiz.yaml3
-rw-r--r--dts/Bindings/phy/ti-phy-gmii-sel.txt69
-rw-r--r--dts/Bindings/phy/xlnx,zynqmp-psgtr.yaml105
-rw-r--r--dts/Bindings/pinctrl/aspeed,ast2400-pinctrl.yaml32
-rw-r--r--dts/Bindings/pinctrl/aspeed,ast2500-pinctrl.yaml36
-rw-r--r--dts/Bindings/pinctrl/aspeed,ast2600-pinctrl.yaml96
-rw-r--r--dts/Bindings/pinctrl/ingenic,pinctrl.txt81
-rw-r--r--dts/Bindings/pinctrl/ingenic,pinctrl.yaml176
-rw-r--r--dts/Bindings/pinctrl/mediatek,mt6779-pinctrl.yaml202
-rw-r--r--dts/Bindings/pinctrl/pinctrl-stmfx.txt116
-rw-r--r--dts/Bindings/pinctrl/qcom,ipq4019-pinctrl.txt3
-rw-r--r--dts/Bindings/pinctrl/qcom,ipq6018-pinctrl.yaml54
-rw-r--r--dts/Bindings/pinctrl/qcom,pmic-gpio.txt2
-rw-r--r--dts/Bindings/pinctrl/qcom,sm8250-pinctrl.yaml32
-rw-r--r--dts/Bindings/pinctrl/renesas,pfc-pinctrl.txt1
-rw-r--r--dts/Bindings/pinctrl/renesas,rza2-pinctrl.txt87
-rw-r--r--dts/Bindings/pinctrl/renesas,rza2-pinctrl.yaml100
-rw-r--r--dts/Bindings/pinctrl/st,stm32-pinctrl.yaml4
-rw-r--r--dts/Bindings/power/mti,mips-cpc.txt8
-rw-r--r--dts/Bindings/power/mti,mips-cpc.yaml35
-rw-r--r--dts/Bindings/power/power-domain.yaml14
-rw-r--r--dts/Bindings/power/renesas,rcar-sysc.yaml1
-rw-r--r--dts/Bindings/power/supply/battery.txt86
-rw-r--r--dts/Bindings/power/supply/battery.yaml144
-rw-r--r--dts/Bindings/power/supply/bq2515x.yaml93
-rw-r--r--dts/Bindings/power/supply/bq25890.txt30
-rw-r--r--dts/Bindings/power/supply/bq27xxx.yaml2
-rw-r--r--dts/Bindings/power/supply/gpio-charger.txt31
-rw-r--r--dts/Bindings/power/supply/gpio-charger.yaml63
-rw-r--r--dts/Bindings/property-units.txt1
-rw-r--r--dts/Bindings/pwm/pwm-samsung.yaml23
-rw-r--r--dts/Bindings/regulator/da9211.txt4
-rw-r--r--dts/Bindings/regulator/google,cros-ec-regulator.yaml51
-rw-r--r--dts/Bindings/regulator/lp872x.txt4
-rw-r--r--dts/Bindings/regulator/mt6397-regulator.txt3
-rw-r--r--dts/Bindings/regulator/nxp,pca9450-regulator.yaml190
-rw-r--r--dts/Bindings/regulator/onnn,fan53880.yaml85
-rw-r--r--dts/Bindings/regulator/qcom,smd-rpm-regulator.txt320
-rw-r--r--dts/Bindings/regulator/qcom,smd-rpm-regulator.yaml107
-rw-r--r--dts/Bindings/regulator/qcom,usb-vbus-regulator.yaml41
-rw-r--r--dts/Bindings/regulator/qcom-labibb-regulator.yaml70
-rw-r--r--dts/Bindings/regulator/silergy,sy8827n.yaml45
-rw-r--r--dts/Bindings/remoteproc/qcom,pil-info.yaml44
-rw-r--r--dts/Bindings/remoteproc/ti,k3-dsp-rproc.yaml184
-rw-r--r--dts/Bindings/reset/fsl,imx-src.txt49
-rw-r--r--dts/Bindings/reset/fsl,imx-src.yaml82
-rw-r--r--dts/Bindings/reset/fsl,imx7-src.txt56
-rw-r--r--dts/Bindings/reset/fsl,imx7-src.yaml58
-rw-r--r--dts/Bindings/reset/renesas,rst.yaml1
-rw-r--r--dts/Bindings/reset/socionext,uniphier-reset.yaml112
-rw-r--r--dts/Bindings/reset/uniphier-reset.txt121
-rw-r--r--dts/Bindings/rng/imx-rng.txt3
-rw-r--r--dts/Bindings/rng/ingenic,rng.yaml36
-rw-r--r--dts/Bindings/rng/silex-insight,ba431-rng.yaml36
-rw-r--r--dts/Bindings/rtc/atmel,at91sam9-rtc.txt4
-rw-r--r--dts/Bindings/rtc/imxdi-rtc.txt20
-rw-r--r--dts/Bindings/rtc/imxdi-rtc.yaml44
-rw-r--r--dts/Bindings/rtc/ingenic,rtc.yaml16
-rw-r--r--dts/Bindings/rtc/sa1100-rtc.txt17
-rw-r--r--dts/Bindings/rtc/sa1100-rtc.yaml57
-rw-r--r--dts/Bindings/rtc/trivial-rtc.yaml2
-rw-r--r--dts/Bindings/serial/ingenic,uart.yaml20
-rw-r--r--dts/Bindings/serial/st,stm32-uart.yaml4
-rw-r--r--dts/Bindings/soc/microchip/atmel,at91rm9200-tcb.yaml181
-rw-r--r--dts/Bindings/soc/qcom/qcom,geni-se.yaml30
-rw-r--r--dts/Bindings/soc/qcom/qcom,smd-rpm.txt62
-rw-r--r--dts/Bindings/soc/qcom/qcom,smd-rpm.yaml87
-rw-r--r--dts/Bindings/soc/ti/k3-ringacc.txt59
-rw-r--r--dts/Bindings/soc/ti/k3-ringacc.yaml102
-rw-r--r--dts/Bindings/sound/adi,adau1977.txt6
-rw-r--r--dts/Bindings/sound/ak4613.txt27
-rw-r--r--dts/Bindings/sound/ak4613.yaml49
-rw-r--r--dts/Bindings/sound/ak4642.txt37
-rw-r--r--dts/Bindings/sound/ak4642.yaml58
-rw-r--r--dts/Bindings/sound/amlogic,aiu.yaml11
-rw-r--r--dts/Bindings/sound/amlogic,g12a-toacodec.yaml10
-rw-r--r--dts/Bindings/sound/cirrus,cs42l51.yaml2
-rw-r--r--dts/Bindings/sound/everest,es8316.txt23
-rw-r--r--dts/Bindings/sound/everest,es8316.yaml50
-rw-r--r--dts/Bindings/sound/fsl,spdif.txt6
-rw-r--r--dts/Bindings/sound/fsl-asoc-card.txt20
-rw-r--r--dts/Bindings/sound/ingenic,aic.yaml12
-rw-r--r--dts/Bindings/sound/intel,keembay-i2s.yaml70
-rw-r--r--dts/Bindings/sound/max98357a.txt12
-rw-r--r--dts/Bindings/sound/maxim,max98390.yaml49
-rw-r--r--dts/Bindings/sound/mt6358.txt6
-rw-r--r--dts/Bindings/sound/mt8183-da7219-max98357.txt9
-rw-r--r--dts/Bindings/sound/mt8183-mt6358-ts3a227-max98357.txt8
-rw-r--r--dts/Bindings/sound/nvidia,tegra186-dspk.yaml82
-rw-r--r--dts/Bindings/sound/nvidia,tegra210-admaif.yaml111
-rw-r--r--dts/Bindings/sound/nvidia,tegra210-ahub.yaml136
-rw-r--r--dts/Bindings/sound/nvidia,tegra210-dmic.yaml82
-rw-r--r--dts/Bindings/sound/nvidia,tegra210-i2s.yaml100
-rw-r--r--dts/Bindings/sound/qcom,q6asm.txt9
-rw-r--r--dts/Bindings/sound/renesas,fsi.yaml19
-rw-r--r--dts/Bindings/sound/renesas,rsnd.txt1
-rw-r--r--dts/Bindings/sound/rockchip,rk3328-codec.txt28
-rw-r--r--dts/Bindings/sound/rockchip,rk3328-codec.yaml69
-rw-r--r--dts/Bindings/sound/rockchip-i2s.yaml24
-rw-r--r--dts/Bindings/sound/rockchip-spdif.yaml4
-rw-r--r--dts/Bindings/sound/rohm,bd28623.txt29
-rw-r--r--dts/Bindings/sound/rohm,bd28623.yaml67
-rw-r--r--dts/Bindings/sound/samsung,aries-wm8994.yaml147
-rw-r--r--dts/Bindings/sound/samsung,midas-audio.yaml108
-rw-r--r--dts/Bindings/sound/sgtl5000.txt60
-rw-r--r--dts/Bindings/sound/sgtl5000.yaml103
-rw-r--r--dts/Bindings/sound/socionext,uniphier-aio.yaml81
-rw-r--r--dts/Bindings/sound/socionext,uniphier-evea.yaml70
-rw-r--r--dts/Bindings/sound/tas2552.txt2
-rw-r--r--dts/Bindings/sound/tas2562.txt7
-rw-r--r--dts/Bindings/sound/tas2562.yaml69
-rw-r--r--dts/Bindings/sound/tas2770.txt37
-rw-r--r--dts/Bindings/sound/tas2770.yaml76
-rw-r--r--dts/Bindings/sound/tas5720.txt6
-rw-r--r--dts/Bindings/sound/ti,j721e-cpb-audio.yaml93
-rw-r--r--dts/Bindings/sound/ti,j721e-cpb-ivi-audio.yaml145
-rw-r--r--dts/Bindings/sound/ti,tas6424.txt2
-rw-r--r--dts/Bindings/sound/tlv320adcx140.yaml60
-rw-r--r--dts/Bindings/sound/uniphier,aio.txt45
-rw-r--r--dts/Bindings/sound/uniphier,evea.txt26
-rw-r--r--dts/Bindings/sound/wm8960.txt11
-rw-r--r--dts/Bindings/sound/wm8994.txt23
-rw-r--r--dts/Bindings/spi/allwinner,sun6i-a31-spi.yaml8
-rw-r--r--dts/Bindings/spi/brcm,bcm2835-spi.txt3
-rw-r--r--dts/Bindings/spi/fsl-imx-cspi.txt56
-rw-r--r--dts/Bindings/spi/fsl-imx-cspi.yaml97
-rw-r--r--dts/Bindings/spi/mikrotik,rb4xx-spi.yaml2
-rw-r--r--dts/Bindings/spi/mxs-spi.txt26
-rw-r--r--dts/Bindings/spi/mxs-spi.yaml56
-rw-r--r--dts/Bindings/spi/renesas,sh-msiof.yaml2
-rw-r--r--dts/Bindings/spi/spi-davinci.txt4
-rw-r--r--dts/Bindings/spi/spi-fsl-lpspi.txt29
-rw-r--r--dts/Bindings/spi/spi-fsl-lpspi.yaml67
-rw-r--r--dts/Bindings/spi/spi-lantiq-ssc.txt21
-rw-r--r--dts/Bindings/spi/spi-mt65xx.txt1
-rw-r--r--dts/Bindings/spi/spi-mux.yaml74
-rw-r--r--dts/Bindings/spi/spi-rockchip.yaml14
-rw-r--r--dts/Bindings/thermal/allwinner,sun8i-a83t-ths.yaml2
-rw-r--r--dts/Bindings/thermal/amazon,al-thermal.txt2
-rw-r--r--dts/Bindings/thermal/brcm,avs-ro-thermal.yaml2
-rw-r--r--dts/Bindings/thermal/brcm,bcm2835-thermal.txt2
-rw-r--r--dts/Bindings/thermal/hisilicon-thermal.txt2
-rw-r--r--dts/Bindings/thermal/max77620_thermal.txt6
-rw-r--r--dts/Bindings/thermal/mediatek-thermal.txt2
-rw-r--r--dts/Bindings/thermal/nvidia,tegra124-soctherm.txt10
-rw-r--r--dts/Bindings/thermal/nvidia,tegra186-bpmp-thermal.txt2
-rw-r--r--dts/Bindings/thermal/qcom-spmi-temp-alarm.txt2
-rw-r--r--dts/Bindings/thermal/qcom-tsens.yaml5
-rw-r--r--dts/Bindings/thermal/qoriq-thermal.txt71
-rw-r--r--dts/Bindings/thermal/qoriq-thermal.yaml114
-rw-r--r--dts/Bindings/thermal/rockchip-thermal.txt2
-rw-r--r--dts/Bindings/thermal/tango-thermal.txt2
-rw-r--r--dts/Bindings/thermal/thermal-cooling-devices.yaml6
-rw-r--r--dts/Bindings/thermal/thermal-generic-adc.txt2
-rw-r--r--dts/Bindings/thermal/thermal-idle.yaml45
-rw-r--r--dts/Bindings/thermal/thermal.txt586
-rw-r--r--dts/Bindings/timer/fsl,imxgpt.yaml14
-rw-r--r--dts/Bindings/timer/ingenic,sysost.yaml63
-rw-r--r--dts/Bindings/timer/ingenic,tcu.yaml47
-rw-r--r--dts/Bindings/timer/mrvl,mmp-timer.txt17
-rw-r--r--dts/Bindings/timer/mrvl,mmp-timer.yaml46
-rw-r--r--dts/Bindings/timer/snps,dw-apb-timer.yaml4
-rw-r--r--dts/Bindings/timer/ti,keystone-timer.txt2
-rw-r--r--dts/Bindings/trivial-devices.yaml4
-rw-r--r--dts/Bindings/usb/brcm,bdc.txt4
-rw-r--r--dts/Bindings/usb/dwc2.yaml37
-rw-r--r--dts/Bindings/usb/generic-ehci.yaml2
-rw-r--r--dts/Bindings/usb/ingenic,jz4770-phy.yaml6
-rw-r--r--dts/Bindings/usb/ingenic,musb.yaml8
-rw-r--r--dts/Bindings/usb/nvidia,tegra-xudc.yaml10
-rw-r--r--dts/Bindings/usb/renesas,usb-xhci.yaml86
-rw-r--r--dts/Bindings/usb/ti,j721e-usb.yaml6
-rw-r--r--dts/Bindings/usb/ti,keystone-dwc3.yaml51
-rw-r--r--dts/Bindings/usb/usb-xhci.txt18
-rw-r--r--dts/Bindings/vendor-prefixes.yaml19
-rw-r--r--dts/Bindings/virtio/mmio.txt2
-rw-r--r--dts/Bindings/watchdog/davinci-wdt.txt4
-rw-r--r--dts/Bindings/watchdog/dw_wdt.txt24
-rw-r--r--dts/Bindings/watchdog/qcom-wdt.txt28
-rw-r--r--dts/Bindings/watchdog/qcom-wdt.yaml48
-rw-r--r--dts/Bindings/watchdog/renesas,wdt.yaml1
-rw-r--r--dts/Bindings/watchdog/snps,dw-wdt.yaml90
-rw-r--r--dts/include/dt-bindings/clk/versaclock.h13
-rw-r--r--dts/include/dt-bindings/clock/actions,s500-cmu.h7
-rw-r--r--dts/include/dt-bindings/clock/agilex-clock.h4
-rw-r--r--dts/include/dt-bindings/clock/bcm3368-clock.h24
-rw-r--r--dts/include/dt-bindings/clock/bcm6318-clock.h42
-rw-r--r--dts/include/dt-bindings/clock/bcm63268-clock.h30
-rw-r--r--dts/include/dt-bindings/clock/bcm6328-clock.h19
-rw-r--r--dts/include/dt-bindings/clock/bcm6358-clock.h18
-rw-r--r--dts/include/dt-bindings/clock/bcm6362-clock.h26
-rw-r--r--dts/include/dt-bindings/clock/bcm6368-clock.h24
-rw-r--r--dts/include/dt-bindings/clock/g12a-clkc.h2
-rw-r--r--dts/include/dt-bindings/clock/ingenic,sysost.h12
-rw-r--r--dts/include/dt-bindings/clock/jz4780-cgu.h144
-rw-r--r--dts/include/dt-bindings/clock/microchip,sparx5.h23
-rw-r--r--dts/include/dt-bindings/clock/qcom,apss-ipq.h12
-rw-r--r--dts/include/dt-bindings/clock/qcom,gcc-ipq8074.h4
-rw-r--r--dts/include/dt-bindings/clock/qcom,gcc-sc7180.h1
-rw-r--r--dts/include/dt-bindings/clock/qcom,gcc-sdm660.h1
-rw-r--r--dts/include/dt-bindings/clock/qcom,gpucc-sm8150.h33
-rw-r--r--dts/include/dt-bindings/clock/qcom,gpucc-sm8250.h34
-rw-r--r--dts/include/dt-bindings/clock/qcom,lpasscorecc-sc7180.h29
-rw-r--r--dts/include/dt-bindings/clock/qcom,rpmcc.h16
-rw-r--r--dts/include/dt-bindings/clock/r8a774e1-cpg-mssr.h59
-rw-r--r--dts/include/dt-bindings/clock/vf610-clock.h3
-rw-r--r--dts/include/dt-bindings/clock/x1000-cgu.h2
-rw-r--r--dts/include/dt-bindings/clock/x1830-cgu.h2
-rw-r--r--dts/include/dt-bindings/dma/xlnx-zynqmp-dpdma.h16
-rw-r--r--dts/include/dt-bindings/gce/mt6779-gce.h222
-rw-r--r--dts/include/dt-bindings/iio/adc/ingenic,adc.h6
-rw-r--r--dts/include/dt-bindings/iio/qcom,spmi-adc7-pm8350.h67
-rw-r--r--dts/include/dt-bindings/iio/qcom,spmi-adc7-pm8350b.h88
-rw-r--r--dts/include/dt-bindings/iio/qcom,spmi-adc7-pmk8350.h46
-rw-r--r--dts/include/dt-bindings/iio/qcom,spmi-adc7-pmr735a.h28
-rw-r--r--dts/include/dt-bindings/iio/qcom,spmi-adc7-pmr735b.h28
-rw-r--r--dts/include/dt-bindings/iio/qcom,spmi-vadc.h78
-rw-r--r--dts/include/dt-bindings/leds/common.h5
-rw-r--r--dts/include/dt-bindings/memory/mt6779-larb-port.h206
-rw-r--r--dts/include/dt-bindings/mux/mux-j721e-wiz.h53
-rw-r--r--dts/include/dt-bindings/mux/mux.h2
-rw-r--r--dts/include/dt-bindings/phy/phy.h1
-rw-r--r--dts/include/dt-bindings/pinctrl/k3.h2
-rw-r--r--dts/include/dt-bindings/pinctrl/mt6779-pinfunc.h1242
-rw-r--r--dts/include/dt-bindings/pinctrl/omap.h2
-rw-r--r--dts/include/dt-bindings/power/qcom-rpmpd.h1
-rw-r--r--dts/include/dt-bindings/power/r8a774e1-sysc.h36
-rw-r--r--dts/include/dt-bindings/regulator/dlg,da9211-regulator.h16
-rw-r--r--dts/include/dt-bindings/regulator/mediatek,mt6397-regulator.h15
-rw-r--r--dts/include/dt-bindings/reset/actions,s500-reset.h67
-rw-r--r--dts/include/dt-bindings/reset/ti-syscon.h2
-rw-r--r--dts/include/dt-bindings/sound/qcom,q6asm.h4
-rw-r--r--dts/src/arm/am335x-baltos-ir2110.dts2
-rw-r--r--dts/src/arm/am335x-baltos-ir3220.dts2
-rw-r--r--dts/src/arm/am335x-baltos-ir5221.dts2
-rw-r--r--dts/src/arm/am335x-baltos-leds.dtsi2
-rw-r--r--dts/src/arm/am335x-baltos.dtsi2
-rw-r--r--dts/src/arm/am335x-bone-common.dtsi2
-rw-r--r--dts/src/arm/am335x-bone.dts2
-rw-r--r--dts/src/arm/am335x-boneblack-common.dtsi2
-rw-r--r--dts/src/arm/am335x-boneblack-wireless.dts2
-rw-r--r--dts/src/arm/am335x-boneblack.dts146
-rw-r--r--dts/src/arm/am335x-boneblue.dts2
-rw-r--r--dts/src/arm/am335x-bonegreen-common.dtsi2
-rw-r--r--dts/src/arm/am335x-bonegreen-wireless.dts2
-rw-r--r--dts/src/arm/am335x-bonegreen.dts2
-rw-r--r--dts/src/arm/am335x-chiliboard.dts2
-rw-r--r--dts/src/arm/am335x-chilisom.dtsi2
-rw-r--r--dts/src/arm/am335x-evm.dts2
-rw-r--r--dts/src/arm/am335x-evmsk.dts2
-rw-r--r--dts/src/arm/am335x-guardian.dts2
-rw-r--r--dts/src/arm/am335x-icev2.dts2
-rw-r--r--dts/src/arm/am335x-lxm.dts2
-rw-r--r--dts/src/arm/am335x-netcan-plus-1xx.dts2
-rw-r--r--dts/src/arm/am335x-netcom-plus-2xx.dts2
-rw-r--r--dts/src/arm/am335x-netcom-plus-8xx.dts2
-rw-r--r--dts/src/arm/am335x-osd3358-sm-red.dts4
-rw-r--r--dts/src/arm/am335x-osd335x-common.dtsi2
-rw-r--r--dts/src/arm/am335x-pdu001.dts2
-rw-r--r--dts/src/arm/am335x-pocketbeagle.dts271
-rw-r--r--dts/src/arm/am335x-sancloud-bbe.dts2
-rw-r--r--dts/src/arm/am33xx-l4.dtsi26
-rw-r--r--dts/src/arm/am33xx.dtsi2
-rw-r--r--dts/src/arm/am3517-craneboard.dts2
-rw-r--r--dts/src/arm/am3517-evm-ui.dtsi2
-rw-r--r--dts/src/arm/am3517-evm.dts2
-rw-r--r--dts/src/arm/am3517.dtsi6
-rw-r--r--dts/src/arm/am3874-iceboard.dts4
-rw-r--r--dts/src/arm/am4372.dtsi4
-rw-r--r--dts/src/arm/am437x-gp-evm.dts2
-rw-r--r--dts/src/arm/am437x-idk-evm.dts2
-rw-r--r--dts/src/arm/am437x-l4.dtsi2
-rw-r--r--dts/src/arm/am437x-sk-evm.dts2
-rw-r--r--dts/src/arm/am43x-epos-evm.dts2
-rw-r--r--dts/src/arm/am57-pruss.dtsi2
-rw-r--r--dts/src/arm/am5718.dtsi2
-rw-r--r--dts/src/arm/am571x-idk.dts2
-rw-r--r--dts/src/arm/am5728.dtsi2
-rw-r--r--dts/src/arm/am5729-beagleboneai.dts73
-rw-r--r--dts/src/arm/am572x-idk-common.dtsi2
-rw-r--r--dts/src/arm/am572x-idk.dts2
-rw-r--r--dts/src/arm/am5748.dtsi2
-rw-r--r--dts/src/arm/am574x-idk.dts2
-rw-r--r--dts/src/arm/am57xx-beagle-x15-common.dtsi2
-rw-r--r--dts/src/arm/am57xx-beagle-x15-revb1.dts2
-rw-r--r--dts/src/arm/am57xx-beagle-x15-revc.dts2
-rw-r--r--dts/src/arm/am57xx-beagle-x15.dts2
-rw-r--r--dts/src/arm/am57xx-idk-common.dtsi2
-rw-r--r--dts/src/arm/arm-realview-eb-mp.dtsi2
-rw-r--r--dts/src/arm/arm-realview-pb1176.dts2
-rw-r--r--dts/src/arm/arm-realview-pb11mp.dts2
-rw-r--r--dts/src/arm/arm-realview-pbx-a9.dts2
-rw-r--r--dts/src/arm/armada-370-dlink-dns327l.dts5
-rw-r--r--dts/src/arm/aspeed-bmc-amd-ethanolx.dts219
-rw-r--r--dts/src/arm/aspeed-bmc-facebook-cmm.dts1231
-rw-r--r--dts/src/arm/aspeed-bmc-facebook-wedge40.dts42
-rw-r--r--dts/src/arm/aspeed-bmc-ibm-rainier.dts466
-rw-r--r--dts/src/arm/aspeed-bmc-opp-mihawk.dts152
-rw-r--r--dts/src/arm/aspeed-bmc-opp-tacoma.dts79
-rw-r--r--dts/src/arm/aspeed-bmc-opp-witherspoon.dts11
-rw-r--r--dts/src/arm/aspeed-g5.dtsi5
-rw-r--r--dts/src/arm/aspeed-g6.dtsi15
-rw-r--r--dts/src/arm/at91-sam9x60ek.dts13
-rw-r--r--dts/src/arm/at91-sama5d2_xplained.dts30
-rw-r--r--dts/src/arm/at91-sama5d3_xplained.dts2
-rw-r--r--dts/src/arm/bcm-cygnus.dtsi2
-rw-r--r--dts/src/arm/bcm-hr2.dtsi2
-rw-r--r--dts/src/arm/bcm-nsp.dtsi2
-rw-r--r--dts/src/arm/bcm21664.dtsi2
-rw-r--r--dts/src/arm/bcm2711-rpi-4-b.dts5
-rw-r--r--dts/src/arm/bcm2711.dtsi15
-rw-r--r--dts/src/arm/bcm4708-luxul-xap-1510.dts25
-rw-r--r--dts/src/arm/bcm4708-luxul-xwc-1000.dts20
-rw-r--r--dts/src/arm/bcm47081-luxul-xap-1410.dts20
-rw-r--r--dts/src/arm/bcm47081-luxul-xwr-1200.dts40
-rw-r--r--dts/src/arm/bcm47094-luxul-xap-1610.dts25
-rw-r--r--dts/src/arm/bcm47094-luxul-xwc-2000.dts20
-rw-r--r--dts/src/arm/bcm47094-luxul-xwr-3100.dts40
-rw-r--r--dts/src/arm/bcm47094-luxul-xwr-3150-v1.dts40
-rw-r--r--dts/src/arm/berlin2.dtsi2
-rw-r--r--dts/src/arm/berlin2cd.dtsi2
-rw-r--r--dts/src/arm/berlin2q.dtsi2
-rw-r--r--dts/src/arm/da850-evm.dts2
-rw-r--r--dts/src/arm/dra7-dspeve-thermal.dtsi2
-rw-r--r--dts/src/arm/dra7-evm-common.dtsi2
-rw-r--r--dts/src/arm/dra7-evm.dts2
-rw-r--r--dts/src/arm/dra7-iva-thermal.dtsi2
-rw-r--r--dts/src/arm/dra7-l4.dtsi4
-rw-r--r--dts/src/arm/dra7.dtsi2
-rw-r--r--dts/src/arm/dra71-evm.dts2
-rw-r--r--dts/src/arm/dra71x.dtsi2
-rw-r--r--dts/src/arm/dra72-evm-common.dtsi2
-rw-r--r--dts/src/arm/dra72-evm-revc.dts2
-rw-r--r--dts/src/arm/dra72-evm-tps65917.dtsi4
-rw-r--r--dts/src/arm/dra72-evm.dts2
-rw-r--r--dts/src/arm/dra72x-mmc-iodelay.dtsi2
-rw-r--r--dts/src/arm/dra72x.dtsi2
-rw-r--r--dts/src/arm/dra74x-mmc-iodelay.dtsi2
-rw-r--r--dts/src/arm/dra74x.dtsi60
-rw-r--r--dts/src/arm/dra76-evm.dts2
-rw-r--r--dts/src/arm/dra76x.dtsi2
-rw-r--r--dts/src/arm/exynos3250-artik5.dtsi41
-rw-r--r--dts/src/arm/exynos3250.dtsi47
-rw-r--r--dts/src/arm/exynos4.dtsi70
-rw-r--r--dts/src/arm/exynos4210-trats.dts98
-rw-r--r--dts/src/arm/exynos4210-universal_c210.dts28
-rw-r--r--dts/src/arm/exynos4210.dtsi2
-rw-r--r--dts/src/arm/exynos4412-origen.dts21
-rw-r--r--dts/src/arm/exynos4412.dtsi2
-rw-r--r--dts/src/arm/exynos5250-arndale.dts86
-rw-r--r--dts/src/arm/exynos5250.dtsi92
-rw-r--r--dts/src/arm/exynos5410-pinctrl.dtsi2
-rw-r--r--dts/src/arm/exynos5410.dtsi46
-rw-r--r--dts/src/arm/exynos5420-smdk5420.dts53
-rw-r--r--dts/src/arm/exynos5420.dtsi130
-rw-r--r--dts/src/arm/exynos5422-odroid-core.dtsi6
-rw-r--r--dts/src/arm/exynos5800.dtsi6
-rw-r--r--dts/src/arm/hi3620.dtsi2
-rw-r--r--dts/src/arm/hisi-x5hd2.dtsi2
-rw-r--r--dts/src/arm/imx1.dtsi2
-rw-r--r--dts/src/arm/imx23.dtsi2
-rw-r--r--dts/src/arm/imx25.dtsi14
-rw-r--r--dts/src/arm/imx27.dtsi10
-rw-r--r--dts/src/arm/imx28.dtsi2
-rw-r--r--dts/src/arm/imx31.dtsi8
-rw-r--r--dts/src/arm/imx35.dtsi10
-rw-r--r--dts/src/arm/imx50.dtsi12
-rw-r--r--dts/src/arm/imx51-ts4800.dts1
-rw-r--r--dts/src/arm/imx51.dtsi14
-rw-r--r--dts/src/arm/imx53-kp.dtsi8
-rw-r--r--dts/src/arm/imx53-m53evk.dts1
-rw-r--r--dts/src/arm/imx53-ppd.dts51
-rw-r--r--dts/src/arm/imx53-tqma53.dtsi8
-rw-r--r--dts/src/arm/imx53-tx53.dtsi1
-rw-r--r--dts/src/arm/imx53.dtsi14
-rw-r--r--dts/src/arm/imx6dl-aristainetos_4.dts1
-rw-r--r--dts/src/arm/imx6dl-aristainetos_7.dts1
-rw-r--r--dts/src/arm/imx6dl-mamoj.dts1
-rw-r--r--dts/src/arm/imx6dl-prtrvt.dts184
-rw-r--r--dts/src/arm/imx6dl-prtvt7.dts411
-rw-r--r--dts/src/arm/imx6dl-yapp4-common.dtsi1
-rw-r--r--dts/src/arm/imx6q-ba16.dtsi1
-rw-r--r--dts/src/arm/imx6q-dhcom-pdk2.dts1
-rw-r--r--dts/src/arm/imx6q-display5.dtsi1
-rw-r--r--dts/src/arm/imx6q-kp.dtsi2
-rw-r--r--dts/src/arm/imx6q-mccmon6.dts1
-rw-r--r--dts/src/arm/imx6q-novena.dts1
-rw-r--r--dts/src/arm/imx6q-pistachio.dts1
-rw-r--r--dts/src/arm/imx6q-prti6q.dts543
-rw-r--r--dts/src/arm/imx6q-prtwd2.dts188
-rw-r--r--dts/src/arm/imx6q-tbs2910.dts14
-rw-r--r--dts/src/arm/imx6q-var-dt6customboard.dts1
-rw-r--r--dts/src/arm/imx6qdl-apalis.dtsi1
-rw-r--r--dts/src/arm/imx6qdl-apf6dev.dtsi1
-rw-r--r--dts/src/arm/imx6qdl-aristainetos2.dtsi1
-rw-r--r--dts/src/arm/imx6qdl-colibri.dtsi2
-rw-r--r--dts/src/arm/imx6qdl-cubox-i.dtsi1
-rw-r--r--dts/src/arm/imx6qdl-emcon.dtsi3
-rw-r--r--dts/src/arm/imx6qdl-gw51xx.dtsi153
-rw-r--r--dts/src/arm/imx6qdl-gw52xx.dtsi160
-rw-r--r--dts/src/arm/imx6qdl-gw53xx.dtsi166
-rw-r--r--dts/src/arm/imx6qdl-gw54xx.dtsi168
-rw-r--r--dts/src/arm/imx6qdl-gw551x.dtsi147
-rw-r--r--dts/src/arm/imx6qdl-gw552x.dtsi153
-rw-r--r--dts/src/arm/imx6qdl-gw553x.dtsi141
-rw-r--r--dts/src/arm/imx6qdl-gw560x.dtsi165
-rw-r--r--dts/src/arm/imx6qdl-gw5903.dtsi141
-rw-r--r--dts/src/arm/imx6qdl-gw5904.dtsi142
-rw-r--r--dts/src/arm/imx6qdl-gw5907.dtsi142
-rw-r--r--dts/src/arm/imx6qdl-gw5910.dtsi160
-rw-r--r--dts/src/arm/imx6qdl-gw5912.dtsi148
-rw-r--r--dts/src/arm/imx6qdl-gw5913.dtsi153
-rw-r--r--dts/src/arm/imx6qdl-icore.dtsi1
-rw-r--r--dts/src/arm/imx6qdl-nit6xlite.dtsi2
-rw-r--r--dts/src/arm/imx6qdl-nitrogen6_max.dtsi3
-rw-r--r--dts/src/arm/imx6qdl-nitrogen6_som2.dtsi2
-rw-r--r--dts/src/arm/imx6qdl-nitrogen6x.dtsi2
-rw-r--r--dts/src/arm/imx6qdl-phytec-mira.dtsi1
-rw-r--r--dts/src/arm/imx6qdl-prti6q.dtsi163
-rw-r--r--dts/src/arm/imx6qdl-sabreauto.dtsi1
-rw-r--r--dts/src/arm/imx6qdl-sabrelite.dtsi3
-rw-r--r--dts/src/arm/imx6qdl-sabresd.dtsi15
-rw-r--r--dts/src/arm/imx6qdl-savageboard.dtsi1
-rw-r--r--dts/src/arm/imx6qdl-tx6.dtsi2
-rw-r--r--dts/src/arm/imx6qdl-zii-rdu2.dtsi2
-rw-r--r--dts/src/arm/imx6qdl.dtsi45
-rw-r--r--dts/src/arm/imx6qp-sabreauto.dts4
-rw-r--r--dts/src/arm/imx6qp-sabresd.dts4
-rw-r--r--dts/src/arm/imx6sl-evk.dts1
-rw-r--r--dts/src/arm/imx6sl.dtsi40
-rw-r--r--dts/src/arm/imx6sll-evk.dts1
-rw-r--r--dts/src/arm/imx6sll.dtsi38
-rw-r--r--dts/src/arm/imx6sx-nitrogen6sx.dts1
-rw-r--r--dts/src/arm/imx6sx-sabreauto.dts96
-rw-r--r--dts/src/arm/imx6sx-sdb-mqs.dts48
-rw-r--r--dts/src/arm/imx6sx-sdb.dtsi31
-rw-r--r--dts/src/arm/imx6sx-softing-vining-2000.dts3
-rw-r--r--dts/src/arm/imx6sx.dtsi80
-rw-r--r--dts/src/arm/imx6ul-14x14-evk.dtsi1
-rw-r--r--dts/src/arm/imx6ul-ccimx6ulsbcpro.dts1
-rw-r--r--dts/src/arm/imx6ul-geam.dts1
-rw-r--r--dts/src/arm/imx6ul-imx6ull-opos6uldev.dtsi1
-rw-r--r--dts/src/arm/imx6ul-isiot.dtsi1
-rw-r--r--dts/src/arm/imx6ul-kontron-n6310-s-43.dts1
-rw-r--r--dts/src/arm/imx6ul-kontron-n6x1x-s.dtsi1
-rw-r--r--dts/src/arm/imx6ul-pico.dtsi1
-rw-r--r--dts/src/arm/imx6ul-tx6ul.dtsi1
-rw-r--r--dts/src/arm/imx6ul.dtsi67
-rw-r--r--dts/src/arm/imx6ull-colibri.dtsi4
-rw-r--r--dts/src/arm/imx6ull-myir-mys-6ulx-eval.dts18
-rw-r--r--dts/src/arm/imx6ull-myir-mys-6ulx.dtsi238
-rw-r--r--dts/src/arm/imx7s.dtsi28
-rw-r--r--dts/src/arm/imx7ulp.dtsi2
-rw-r--r--dts/src/arm/infinity-msc313-breadbee_crust.dts25
-rw-r--r--dts/src/arm/infinity-msc313.dtsi14
-rw-r--r--dts/src/arm/infinity.dtsi11
-rw-r--r--dts/src/arm/infinity3-msc313e-breadbee.dts25
-rw-r--r--dts/src/arm/infinity3-msc313e.dtsi14
-rw-r--r--dts/src/arm/infinity3.dtsi11
-rw-r--r--dts/src/arm/kirkwood-b3.dts2
-rw-r--r--dts/src/arm/ls1021a.dtsi17
-rw-r--r--dts/src/arm/mercury5-ssc8336n-midrived08.dts25
-rw-r--r--dts/src/arm/mercury5-ssc8336n.dtsi14
-rw-r--r--dts/src/arm/mercury5.dtsi11
-rw-r--r--dts/src/arm/meson.dtsi7
-rw-r--r--dts/src/arm/meson8.dtsi32
-rw-r--r--dts/src/arm/meson8b-ec100.dts25
-rw-r--r--dts/src/arm/meson8b-odroidc1.dts26
-rw-r--r--dts/src/arm/meson8b.dtsi47
-rw-r--r--dts/src/arm/meson8m2.dtsi23
-rw-r--r--dts/src/arm/mmp2-olpc-xo-1-75.dts78
-rw-r--r--dts/src/arm/mmp2.dtsi89
-rw-r--r--dts/src/arm/mmp3-dell-ariel.dts8
-rw-r--r--dts/src/arm/mmp3.dtsi25
-rw-r--r--dts/src/arm/motorola-mapphone-common.dtsi4
-rw-r--r--dts/src/arm/mstar-v7.dtsi107
-rw-r--r--dts/src/arm/omap2.dtsi2
-rw-r--r--dts/src/arm/omap2420-h4.dts2
-rw-r--r--dts/src/arm/omap2420.dtsi2
-rw-r--r--dts/src/arm/omap2430-sdp.dts2
-rw-r--r--dts/src/arm/omap2430.dtsi2
-rw-r--r--dts/src/arm/omap3-beagle-xm-ab.dts2
-rw-r--r--dts/src/arm/omap3-beagle-xm.dts2
-rw-r--r--dts/src/arm/omap3-beagle.dts2
-rw-r--r--dts/src/arm/omap3-cpu-thermal.dtsi2
-rw-r--r--dts/src/arm/omap3-evm-37xx.dts2
-rw-r--r--dts/src/arm/omap3-evm.dts2
-rw-r--r--dts/src/arm/omap3-ha-common.dtsi2
-rw-r--r--dts/src/arm/omap3-ha-lcd.dts2
-rw-r--r--dts/src/arm/omap3-ha.dts2
-rw-r--r--dts/src/arm/omap3-ldp.dts2
-rw-r--r--dts/src/arm/omap3-n900.dts6
-rw-r--r--dts/src/arm/omap3-tao3530.dtsi8
-rw-r--r--dts/src/arm/omap3-thunder.dts2
-rw-r--r--dts/src/arm/omap3-zoom3.dts2
-rw-r--r--dts/src/arm/omap3.dtsi59
-rw-r--r--dts/src/arm/omap3430-sdp.dts2
-rw-r--r--dts/src/arm/omap34xx.dtsi2
-rw-r--r--dts/src/arm/omap36xx.dtsi2
-rw-r--r--dts/src/arm/omap4-cpu-thermal.dtsi2
-rw-r--r--dts/src/arm/omap4-l4-abe.dtsi20
-rw-r--r--dts/src/arm/omap4-l4.dtsi37
-rw-r--r--dts/src/arm/omap4-panda-a4.dts2
-rw-r--r--dts/src/arm/omap4-panda-common.dtsi36
-rw-r--r--dts/src/arm/omap4-panda-es.dts2
-rw-r--r--dts/src/arm/omap4-panda.dts2
-rw-r--r--dts/src/arm/omap4-sdp-es23plus.dts2
-rw-r--r--dts/src/arm/omap4-sdp.dts6
-rw-r--r--dts/src/arm/omap4-var-som-om44.dtsi2
-rw-r--r--dts/src/arm/omap4.dtsi33
-rw-r--r--dts/src/arm/omap443x.dtsi2
-rw-r--r--dts/src/arm/omap4460.dtsi2
-rw-r--r--dts/src/arm/omap5-board-common.dtsi2
-rw-r--r--dts/src/arm/omap5-core-thermal.dtsi2
-rw-r--r--dts/src/arm/omap5-gpu-thermal.dtsi2
-rw-r--r--dts/src/arm/omap5-l4-abe.dtsi20
-rw-r--r--dts/src/arm/omap5-l4.dtsi38
-rw-r--r--dts/src/arm/omap5-uevm.dts36
-rw-r--r--dts/src/arm/omap5.dtsi27
-rw-r--r--dts/src/arm/qcom-ipq8064-rb3011.dts308
-rw-r--r--dts/src/arm/qcom-ipq8064.dtsi115
-rw-r--r--dts/src/arm/r7s72100.dtsi4
-rw-r--r--dts/src/arm/r7s9210.dtsi4
-rw-r--r--dts/src/arm/r8a73a4.dtsi6
-rw-r--r--dts/src/arm/r8a7740.dtsi6
-rw-r--r--dts/src/arm/r8a7742-iwg21d-q7-dbcm-ca.dts97
-rw-r--r--dts/src/arm/r8a7742-iwg21d-q7.dts187
-rw-r--r--dts/src/arm/r8a7742.dtsi854
-rw-r--r--dts/src/arm/r8a7743.dtsi6
-rw-r--r--dts/src/arm/r8a7744.dtsi6
-rw-r--r--dts/src/arm/r8a7745.dtsi6
-rw-r--r--dts/src/arm/r8a77470.dtsi6
-rw-r--r--dts/src/arm/r8a7778.dtsi9
-rw-r--r--dts/src/arm/r8a7779.dtsi8
-rw-r--r--dts/src/arm/r8a7790-lager.dts1
-rw-r--r--dts/src/arm/r8a7790.dtsi8
-rw-r--r--dts/src/arm/r8a7791-koelsch.dts1
-rw-r--r--dts/src/arm/r8a7791-porter.dts1
-rw-r--r--dts/src/arm/r8a7791.dtsi6
-rw-r--r--dts/src/arm/r8a7792.dtsi2
-rw-r--r--dts/src/arm/r8a7793-gose.dts5
-rw-r--r--dts/src/arm/r8a7793.dtsi6
-rw-r--r--dts/src/arm/r8a7794-alt.dts1
-rw-r--r--dts/src/arm/r8a7794-silk.dts1
-rw-r--r--dts/src/arm/r8a7794.dtsi6
-rw-r--r--dts/src/arm/r9a06g032.dtsi2
-rw-r--r--dts/src/arm/rk3036.dtsi1
-rw-r--r--dts/src/arm/rk322x.dtsi7
-rw-r--r--dts/src/arm/rk3288-rock-pi-n8.dts17
-rw-r--r--dts/src/arm/rk3288-veyron-jaq.dts17
-rw-r--r--dts/src/arm/rk3288-veyron-jerry.dts2
-rw-r--r--dts/src/arm/rk3288-veyron-mighty.dts6
-rw-r--r--dts/src/arm/rk3288-veyron-minnie.dts2
-rw-r--r--dts/src/arm/rk3288-veyron-pinky.dts6
-rw-r--r--dts/src/arm/rk3288-veyron-sdmmc.dtsi2
-rw-r--r--dts/src/arm/rk3288-veyron-speedy.dts2
-rw-r--r--dts/src/arm/rk3288-vmarc-som.dtsi322
-rw-r--r--dts/src/arm/rk3288-vyasa.dts3
-rw-r--r--dts/src/arm/rk3288.dtsi20
-rw-r--r--dts/src/arm/rk3xxx.dtsi3
-rw-r--r--dts/src/arm/rockchip-radxa-dalang-carrier.dtsi97
-rw-r--r--dts/src/arm/rv1108.dtsi13
-rw-r--r--dts/src/arm/s5pv210-aries.dtsi90
-rw-r--r--dts/src/arm/s5pv210-fascinate4g.dts17
-rw-r--r--dts/src/arm/s5pv210-pinctrl.dtsi2
-rw-r--r--dts/src/arm/sam9x60.dtsi7
-rw-r--r--dts/src/arm/sama5d2.dtsi12
-rw-r--r--dts/src/arm/sh73a0.dtsi7
-rw-r--r--dts/src/arm/socfpga.dtsi2
-rw-r--r--dts/src/arm/socfpga_arria10.dtsi2
-rw-r--r--dts/src/arm/socfpga_arria10_socdk.dtsi5
-rw-r--r--dts/src/arm/ste-ab8500.dtsi14
-rw-r--r--dts/src/arm/ste-dbx5x0.dtsi2
-rw-r--r--dts/src/arm/ste-nomadik-stn8815.dtsi2
-rw-r--r--dts/src/arm/ste-ux500-samsung-golden.dts45
-rw-r--r--dts/src/arm/ste-ux500-samsung-skomer.dts4
-rw-r--r--dts/src/arm/stm32429i-eval.dts10
-rw-r--r--dts/src/arm/stm32746g-eval.dts8
-rw-r--r--dts/src/arm/stm32f4-pinctrl.dtsi85
-rw-r--r--dts/src/arm/stm32f429-disco.dts97
-rw-r--r--dts/src/arm/stm32f429.dtsi22
-rw-r--r--dts/src/arm/stm32f469-disco.dts8
-rw-r--r--dts/src/arm/stm32f746.dtsi7
-rw-r--r--dts/src/arm/stm32f769-disco.dts4
-rw-r--r--dts/src/arm/stm32h743-pinctrl.dtsi10
-rw-r--r--dts/src/arm/stm32h743.dtsi7
-rw-r--r--dts/src/arm/stm32mp15-pinctrl.dtsi258
-rw-r--r--dts/src/arm/stm32mp151.dtsi4
-rw-r--r--dts/src/arm/stm32mp157a-dk1.dts2
-rw-r--r--dts/src/arm/stm32mp157c-dk2.dts11
-rw-r--r--dts/src/arm/stm32mp157c-ed1.dts4
-rw-r--r--dts/src/arm/stm32mp157c-ev1.dts15
-rw-r--r--dts/src/arm/stm32mp15xx-dkx.dtsi38
-rw-r--r--dts/src/arm/sun8i-h3-orangepi-zero-plus2.dts38
-rw-r--r--dts/src/arm/sunxi-bananapi-m2-plus-v1.2.dtsi18
-rw-r--r--dts/src/arm/sunxi-libretech-all-h3-cc.dtsi12
-rw-r--r--dts/src/arm/tegra114-dalmore.dts149
-rw-r--r--dts/src/arm/tegra114-roth.dts141
-rw-r--r--dts/src/arm/tegra114-tn7.dts84
-rw-r--r--dts/src/arm/tegra114.dtsi48
-rw-r--r--dts/src/arm/tegra124-apalis-eval.dts4
-rw-r--r--dts/src/arm/tegra124-apalis-v1.2-eval.dts4
-rw-r--r--dts/src/arm/tegra124-apalis-v1.2.dtsi5
-rw-r--r--dts/src/arm/tegra124-apalis.dtsi5
-rw-r--r--dts/src/arm/tegra124-jetson-tk1.dts263
-rw-r--r--dts/src/arm/tegra124-nyan-big.dts3
-rw-r--r--dts/src/arm/tegra124-nyan-blaze.dts1
-rw-r--r--dts/src/arm/tegra124-nyan.dtsi283
-rw-r--r--dts/src/arm/tegra124-venice2.dts284
-rw-r--r--dts/src/arm/tegra124.dtsi59
-rw-r--r--dts/src/arm/tegra20-acer-a500-picasso.dts1438
-rw-r--r--dts/src/arm/tegra20-colibri-eval-v3.dts2
-rw-r--r--dts/src/arm/tegra20-colibri-iris.dts2
-rw-r--r--dts/src/arm/tegra20-cpu-opp-microvolt.dtsi98
-rw-r--r--dts/src/arm/tegra20-cpu-opp.dtsi98
-rw-r--r--dts/src/arm/tegra20-harmony.dts140
-rw-r--r--dts/src/arm/tegra20-medcom-wide.dts68
-rw-r--r--dts/src/arm/tegra20-paz00.dts61
-rw-r--r--dts/src/arm/tegra20-plutux.dts66
-rw-r--r--dts/src/arm/tegra20-seaboard.dts152
-rw-r--r--dts/src/arm/tegra20-tamonten.dtsi39
-rw-r--r--dts/src/arm/tegra20-tec.dts66
-rw-r--r--dts/src/arm/tegra20-trimslice.dts104
-rw-r--r--dts/src/arm/tegra20-ventana.dts106
-rw-r--r--dts/src/arm/tegra20.dtsi91
-rw-r--r--dts/src/arm/tegra30-apalis-eval.dts4
-rw-r--r--dts/src/arm/tegra30-apalis-v1.1-eval.dts8
-rw-r--r--dts/src/arm/tegra30-apalis-v1.1.dtsi5
-rw-r--r--dts/src/arm/tegra30-apalis.dtsi5
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-grouper-E1565.dts9
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-grouper-PM269.dts9
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-grouper-common.dtsi1232
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-grouper-maxim-pmic.dtsi185
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-grouper-memory-timings.dtsi1565
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-grouper-ti-pmic.dtsi149
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-grouper.dtsi149
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-tilapia-E1565.dts9
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-tilapia-memory-timings.dtsi325
-rw-r--r--dts/src/arm/tegra30-asus-nexus7-tilapia.dtsi235
-rw-r--r--dts/src/arm/tegra30-beaver.dts212
-rw-r--r--dts/src/arm/tegra30-cardhu-a02.dts128
-rw-r--r--dts/src/arm/tegra30-cardhu-a04.dts149
-rw-r--r--dts/src/arm/tegra30-cardhu.dtsi280
-rw-r--r--dts/src/arm/tegra30-colibri-eval-v3.dts2
-rw-r--r--dts/src/arm/tegra30-colibri.dtsi5
-rw-r--r--dts/src/arm/tegra30-cpu-opp-microvolt.dtsi398
-rw-r--r--dts/src/arm/tegra30-cpu-opp.dtsi398
-rw-r--r--dts/src/arm/tegra30.dtsi117
-rw-r--r--dts/src/arm/twl6030_omap4.dtsi2
-rw-r--r--dts/src/arm/uniphier-ld4-ref.dts6
-rw-r--r--dts/src/arm/uniphier-ld6b-ref.dts7
-rw-r--r--dts/src/arm/uniphier-pinctrl.dtsi5
-rw-r--r--dts/src/arm/uniphier-pro4-ace.dts2
-rw-r--r--dts/src/arm/uniphier-pro4-ref.dts8
-rw-r--r--dts/src/arm/uniphier-pro4-sanji.dts2
-rw-r--r--dts/src/arm/uniphier-pro5.dtsi30
-rw-r--r--dts/src/arm/uniphier-pxs2-gentil.dts2
-rw-r--r--dts/src/arm/uniphier-pxs2-vodka.dts2
-rw-r--r--dts/src/arm/uniphier-sld8-ref.dts6
-rw-r--r--dts/src/arm/uniphier-support-card.dtsi31
-rw-r--r--dts/src/arm/vf610-zii-cfu1.dts2
-rw-r--r--dts/src/arm/vf610-zii-dev-rev-c.dts2
-rw-r--r--dts/src/arm/vf610-zii-dev.dtsi2
-rw-r--r--dts/src/arm/vf610-zii-scu4-aib.dts20
-rw-r--r--dts/src/arm/vf610-zii-spb4.dts21
-rw-r--r--dts/src/arm/vf610-zii-ssmb-dtu.dts5
-rw-r--r--dts/src/arm/vf610-zii-ssmb-spu3.dts14
-rw-r--r--dts/src/arm/vf610.dtsi2
-rw-r--r--dts/src/arm/vfxxx.dtsi22
-rw-r--r--dts/src/arm64/allwinner/sun50i-a64-pinephone-1.1.dts19
-rw-r--r--dts/src/arm64/allwinner/sun50i-a64-pinephone-1.2.dts40
-rw-r--r--dts/src/arm64/allwinner/sun50i-a64-pinephone.dtsi54
-rw-r--r--dts/src/arm64/allwinner/sun50i-h5-bananapi-m2-plus-v1.2.dts1
-rw-r--r--dts/src/arm64/allwinner/sun50i-h5-cpu-opp.dtsi79
-rw-r--r--dts/src/arm64/allwinner/sun50i-h5-libretech-all-h3-cc.dts1
-rw-r--r--dts/src/arm64/allwinner/sun50i-h5-orangepi-zero-plus2.dts38
-rw-r--r--dts/src/arm64/allwinner/sun50i-h5.dtsi38
-rw-r--r--dts/src/arm64/altera/socfpga_stratix10.dtsi2
-rw-r--r--dts/src/arm64/amazon/alpine-v2-evp.dts (renamed from dts/src/arm64/al/alpine-v2-evp.dts)0
-rw-r--r--dts/src/arm64/amazon/alpine-v2.dtsi (renamed from dts/src/arm64/al/alpine-v2.dtsi)0
-rw-r--r--dts/src/arm64/amazon/alpine-v3-evp.dts24
-rw-r--r--dts/src/arm64/amazon/alpine-v3.dtsi408
-rw-r--r--dts/src/arm64/amlogic/meson-axg.dtsi6
-rw-r--r--dts/src/arm64/amlogic/meson-g12-common.dtsi55
-rw-r--r--dts/src/arm64/amlogic/meson-g12b-odroid-n2.dts136
-rw-r--r--dts/src/arm64/amlogic/meson-g12b-w400.dtsi6
-rw-r--r--dts/src/arm64/amlogic/meson-gx-mali450.dtsi61
-rw-r--r--dts/src/arm64/amlogic/meson-gx.dtsi18
-rw-r--r--dts/src/arm64/amlogic/meson-gxbb.dtsi63
-rw-r--r--dts/src/arm64/amlogic/meson-gxl-mali.dtsi46
-rw-r--r--dts/src/arm64/amlogic/meson-gxl-s805x.dtsi17
-rw-r--r--dts/src/arm64/amlogic/meson-gxl.dtsi12
-rw-r--r--dts/src/arm64/amlogic/meson-gxm-wetek-core2.dts87
-rw-r--r--dts/src/arm64/amlogic/meson-gxm.dtsi45
-rw-r--r--dts/src/arm64/amlogic/meson-khadas-vim3.dtsi26
-rw-r--r--dts/src/arm64/amlogic/meson-sm1-khadas-vim3l.dts92
-rw-r--r--dts/src/arm64/amlogic/meson-sm1-odroid-c4.dts88
-rw-r--r--dts/src/arm64/exynos/exynos5433.dtsi53
-rw-r--r--dts/src/arm64/exynos/exynos7-espresso.dts6
-rw-r--r--dts/src/arm64/exynos/exynos7.dtsi111
-rw-r--r--dts/src/arm64/freescale/fsl-ls1012a.dtsi15
-rw-r--r--dts/src/arm64/freescale/fsl-ls1028a-qds.dts85
-rw-r--r--dts/src/arm64/freescale/fsl-ls1028a.dtsi39
-rw-r--r--dts/src/arm64/freescale/fsl-ls1043a-qds.dts4
-rw-r--r--dts/src/arm64/freescale/fsl-ls1043a-rdb.dts8
-rw-r--r--dts/src/arm64/freescale/fsl-ls1043a.dtsi105
-rw-r--r--dts/src/arm64/freescale/fsl-ls1046a.dtsi103
-rw-r--r--dts/src/arm64/freescale/fsl-ls1088a.dtsi14
-rw-r--r--dts/src/arm64/freescale/fsl-ls208xa.dtsi14
-rw-r--r--dts/src/arm64/freescale/fsl-lx2160a-qds.dts36
-rw-r--r--dts/src/arm64/freescale/fsl-lx2160a-rdb.dts2
-rw-r--r--dts/src/arm64/freescale/fsl-lx2160a.dtsi71
-rw-r--r--dts/src/arm64/freescale/imx8mm.dtsi26
-rw-r--r--dts/src/arm64/freescale/imx8mn-evk.dts96
-rw-r--r--dts/src/arm64/freescale/imx8mn-evk.dtsi6
-rw-r--r--dts/src/arm64/freescale/imx8mn.dtsi10
-rw-r--r--dts/src/arm64/freescale/imx8mp.dtsi24
-rw-r--r--dts/src/arm64/freescale/imx8mq-zii-ultra.dtsi2
-rw-r--r--dts/src/arm64/freescale/imx8mq.dtsi40
-rw-r--r--dts/src/arm64/freescale/imx8qxp.dtsi10
-rw-r--r--dts/src/arm64/hisilicon/hi3660-hikey960.dts83
-rw-r--r--dts/src/arm64/hisilicon/hi3660.dtsi34
-rw-r--r--dts/src/arm64/hisilicon/hi6220-hikey.dts428
-rw-r--r--dts/src/arm64/hisilicon/hi6220.dtsi10
-rw-r--r--dts/src/arm64/intel/keembay-evm.dts37
-rw-r--r--dts/src/arm64/intel/keembay-soc.dtsi123
-rw-r--r--dts/src/arm64/intel/socfpga_agilex.dtsi79
-rw-r--r--dts/src/arm64/intel/socfpga_agilex_socdk.dts8
-rw-r--r--dts/src/arm64/marvell/armada-7040.dtsi28
-rw-r--r--dts/src/arm64/marvell/armada-8040.dtsi40
-rw-r--r--dts/src/arm64/marvell/armada-ap80x.dtsi18
-rw-r--r--dts/src/arm64/mediatek/mt6358.dtsi2
-rw-r--r--dts/src/arm64/mediatek/mt8173.dtsi4
-rw-r--r--dts/src/arm64/mediatek/mt8183-evb.dts4
-rw-r--r--dts/src/arm64/mediatek/mt8183-kukui-krane-sku176.dts18
-rw-r--r--dts/src/arm64/mediatek/mt8183-kukui-krane.dtsi343
-rw-r--r--dts/src/arm64/mediatek/mt8183-kukui.dtsi788
-rw-r--r--dts/src/arm64/mediatek/mt8183.dtsi68
-rw-r--r--dts/src/arm64/microchip/sparx5.dtsi213
-rw-r--r--dts/src/arm64/microchip/sparx5_pcb125.dts21
-rw-r--r--dts/src/arm64/microchip/sparx5_pcb134.dts17
-rw-r--r--dts/src/arm64/microchip/sparx5_pcb134_board.dtsi252
-rw-r--r--dts/src/arm64/microchip/sparx5_pcb134_emmc.dts17
-rw-r--r--dts/src/arm64/microchip/sparx5_pcb135.dts17
-rw-r--r--dts/src/arm64/microchip/sparx5_pcb135_board.dtsi92
-rw-r--r--dts/src/arm64/microchip/sparx5_pcb135_emmc.dts17
-rw-r--r--dts/src/arm64/microchip/sparx5_pcb_common.dtsi19
-rw-r--r--dts/src/arm64/nvidia/tegra132-norrin.dts399
-rw-r--r--dts/src/arm64/nvidia/tegra132.dtsi205
-rw-r--r--dts/src/arm64/nvidia/tegra186-p2771-0000.dts111
-rw-r--r--dts/src/arm64/nvidia/tegra186-p3310.dtsi80
-rw-r--r--dts/src/arm64/nvidia/tegra186.dtsi124
-rw-r--r--dts/src/arm64/nvidia/tegra194-p2888.dtsi125
-rw-r--r--dts/src/arm64/nvidia/tegra194-p2972-0000.dts16
-rw-r--r--dts/src/arm64/nvidia/tegra194-p3509-0000+p3668-0000.dts331
-rw-r--r--dts/src/arm64/nvidia/tegra194-p3668-0000.dtsi290
-rw-r--r--dts/src/arm64/nvidia/tegra194.dtsi280
-rw-r--r--dts/src/arm64/nvidia/tegra210-p2180.dtsi46
-rw-r--r--dts/src/arm64/nvidia/tegra210-p2371-2180.dts6
-rw-r--r--dts/src/arm64/nvidia/tegra210-p2530.dtsi19
-rw-r--r--dts/src/arm64/nvidia/tegra210-p2597.dtsi330
-rw-r--r--dts/src/arm64/nvidia/tegra210-p2894.dtsi414
-rw-r--r--dts/src/arm64/nvidia/tegra210-p3450-0000.dts277
-rw-r--r--dts/src/arm64/nvidia/tegra210-smaug.dts171
-rw-r--r--dts/src/arm64/nvidia/tegra210.dtsi72
-rw-r--r--dts/src/arm64/qcom/apq8016-sbc.dtsi262
-rw-r--r--dts/src/arm64/qcom/ipq8074-hk01.dts28
-rw-r--r--dts/src/arm64/qcom/ipq8074.dtsi189
-rw-r--r--dts/src/arm64/qcom/msm8916-longcheer-l8150.dts42
-rw-r--r--dts/src/arm64/qcom/msm8916-pins.dtsi861
-rw-r--r--dts/src/arm64/qcom/msm8916-samsung-a2015-common.dtsi150
-rw-r--r--dts/src/arm64/qcom/msm8916-samsung-a3u-eur.dts20
-rw-r--r--dts/src/arm64/qcom/msm8916-samsung-a5u-eur.dts20
-rw-r--r--dts/src/arm64/qcom/msm8916.dtsi31
-rw-r--r--dts/src/arm64/qcom/msm8992-bullhead-rev-101.dts245
-rw-r--r--dts/src/arm64/qcom/msm8992-msft-lumia-talkman.dts39
-rw-r--r--dts/src/arm64/qcom/msm8992-pins.dtsi90
-rw-r--r--dts/src/arm64/qcom/msm8992-xiaomi-libra.dts364
-rw-r--r--dts/src/arm64/qcom/msm8992.dtsi566
-rw-r--r--dts/src/arm64/qcom/msm8994-angler-rev-101.dts2
-rw-r--r--dts/src/arm64/qcom/msm8994-pins.dtsi30
-rw-r--r--dts/src/arm64/qcom/msm8994-smd-rpm.dtsi268
-rw-r--r--dts/src/arm64/qcom/msm8994-sony-xperia-kitakami-sumire.dts13
-rw-r--r--dts/src/arm64/qcom/msm8994-sony-xperia-kitakami.dtsi235
-rw-r--r--dts/src/arm64/qcom/msm8994.dtsi642
-rw-r--r--dts/src/arm64/qcom/msm8998-clamshell.dtsi2
-rw-r--r--dts/src/arm64/qcom/msm8998-lenovo-miix-630.dts5
-rw-r--r--dts/src/arm64/qcom/msm8998-mtp.dtsi2
-rw-r--r--dts/src/arm64/qcom/pm660.dtsi50
-rw-r--r--dts/src/arm64/qcom/pm660l.dtsi36
-rw-r--r--dts/src/arm64/qcom/pm8009.dtsi37
-rw-r--r--dts/src/arm64/qcom/pm8150.dtsi42
-rw-r--r--dts/src/arm64/qcom/pm8150b.dtsi44
-rw-r--r--dts/src/arm64/qcom/pm8150l.dtsi44
-rw-r--r--dts/src/arm64/qcom/pmi8998.dtsi12
-rw-r--r--dts/src/arm64/qcom/qcs404.dtsi15
-rw-r--r--dts/src/arm64/qcom/sc7180-idp.dts19
-rw-r--r--dts/src/arm64/qcom/sc7180.dtsi604
-rw-r--r--dts/src/arm64/qcom/sdm630-sony-xperia-ganges-kirin.dts13
-rw-r--r--dts/src/arm64/qcom/sdm630-sony-xperia-ganges.dtsi40
-rw-r--r--dts/src/arm64/qcom/sdm630-sony-xperia-nile-discovery.dts13
-rw-r--r--dts/src/arm64/qcom/sdm630-sony-xperia-nile-pioneer.dts13
-rw-r--r--dts/src/arm64/qcom/sdm630-sony-xperia-nile-voyager.dts20
-rw-r--r--dts/src/arm64/qcom/sdm630-sony-xperia-nile.dtsi136
-rw-r--r--dts/src/arm64/qcom/sdm630.dtsi1174
-rw-r--r--dts/src/arm64/qcom/sdm636-sony-xperia-ganges-mermaid.dts20
-rw-r--r--dts/src/arm64/qcom/sdm845-cheza.dtsi2
-rw-r--r--dts/src/arm64/qcom/sdm845-db845c.dts118
-rw-r--r--dts/src/arm64/qcom/sdm845.dtsi525
-rw-r--r--dts/src/arm64/qcom/sm8150-mtp.dts21
-rw-r--r--dts/src/arm64/qcom/sm8150.dtsi1038
-rw-r--r--dts/src/arm64/qcom/sm8250-mtp.dts30
-rw-r--r--dts/src/arm64/qcom/sm8250.dtsi1667
-rw-r--r--dts/src/arm64/renesas/beacon-renesom-baseboard.dtsi758
-rw-r--r--dts/src/arm64/renesas/beacon-renesom-som.dtsi312
-rw-r--r--dts/src/arm64/renesas/cat875.dtsi1
-rw-r--r--dts/src/arm64/renesas/hihope-common.dtsi71
-rw-r--r--dts/src/arm64/renesas/hihope-rev2.dtsi86
-rw-r--r--dts/src/arm64/renesas/hihope-rev4.dtsi124
-rw-r--r--dts/src/arm64/renesas/hihope-rzg2-ex-lvds.dtsi52
-rw-r--r--dts/src/arm64/renesas/hihope-rzg2-ex.dtsi39
-rw-r--r--dts/src/arm64/renesas/r8a774a1-beacon-rzg2m-kit.dts29
-rw-r--r--dts/src/arm64/renesas/r8a774a1-hihope-rzg2m-ex-idk-1110wr.dts43
-rw-r--r--dts/src/arm64/renesas/r8a774a1-hihope-rzg2m-ex.dts6
-rw-r--r--dts/src/arm64/renesas/r8a774a1-hihope-rzg2m-rev2-ex-idk-1110wr.dts15
-rw-r--r--dts/src/arm64/renesas/r8a774a1-hihope-rzg2m-rev2-ex.dts20
-rw-r--r--dts/src/arm64/renesas/r8a774a1-hihope-rzg2m-rev2.dts37
-rw-r--r--dts/src/arm64/renesas/r8a774a1-hihope-rzg2m.dts6
-rw-r--r--dts/src/arm64/renesas/r8a774a1.dtsi10
-rw-r--r--dts/src/arm64/renesas/r8a774b1-hihope-rzg2n-ex-idk-1110wr.dts15
-rw-r--r--dts/src/arm64/renesas/r8a774b1-hihope-rzg2n-ex.dts5
-rw-r--r--dts/src/arm64/renesas/r8a774b1-hihope-rzg2n-rev2-ex-idk-1110wr.dts15
-rw-r--r--dts/src/arm64/renesas/r8a774b1-hihope-rzg2n-rev2-ex.dts15
-rw-r--r--dts/src/arm64/renesas/r8a774b1-hihope-rzg2n-rev2.dts41
-rw-r--r--dts/src/arm64/renesas/r8a774b1-hihope-rzg2n.dts6
-rw-r--r--dts/src/arm64/renesas/r8a774b1.dtsi10
-rw-r--r--dts/src/arm64/renesas/r8a774c0.dtsi6
-rw-r--r--dts/src/arm64/renesas/r8a774e1-hihope-rzg2h-ex.dts15
-rw-r--r--dts/src/arm64/renesas/r8a774e1-hihope-rzg2h.dts26
-rw-r--r--dts/src/arm64/renesas/r8a774e1.dtsi1664
-rw-r--r--dts/src/arm64/renesas/r8a77951.dtsi8
-rw-r--r--dts/src/arm64/renesas/r8a77960.dtsi8
-rw-r--r--dts/src/arm64/renesas/r8a77961.dtsi97
-rw-r--r--dts/src/arm64/renesas/r8a77965.dtsi8
-rw-r--r--dts/src/arm64/renesas/r8a77970-eagle.dts67
-rw-r--r--dts/src/arm64/renesas/r8a77970-v3msk.dts67
-rw-r--r--dts/src/arm64/renesas/r8a77970.dtsi17
-rw-r--r--dts/src/arm64/renesas/r8a77980-condor.dts67
-rw-r--r--dts/src/arm64/renesas/r8a77980-v3hsk.dts67
-rw-r--r--dts/src/arm64/renesas/r8a77980.dtsi17
-rw-r--r--dts/src/arm64/renesas/r8a77990-ebisu.dts1
-rw-r--r--dts/src/arm64/renesas/r8a77990.dtsi6
-rw-r--r--dts/src/arm64/renesas/r8a77995.dtsi2
-rw-r--r--dts/src/arm64/renesas/salvator-common.dtsi1
-rw-r--r--dts/src/arm64/rockchip/px30-evb.dts3
-rw-r--r--dts/src/arm64/rockchip/px30.dtsi7
-rw-r--r--dts/src/arm64/rockchip/rk3308.dtsi8
-rw-r--r--dts/src/arm64/rockchip/rk3326-odroid-go2.dts1
-rw-r--r--dts/src/arm64/rockchip/rk3328-evb.dts2
-rw-r--r--dts/src/arm64/rockchip/rk3328-roc-cc.dts2
-rw-r--r--dts/src/arm64/rockchip/rk3328-rock64.dts2
-rw-r--r--dts/src/arm64/rockchip/rk3328.dtsi25
-rw-r--r--dts/src/arm64/rockchip/rk3368-lion-haikou.dts8
-rw-r--r--dts/src/arm64/rockchip/rk3368-lion.dtsi10
-rw-r--r--dts/src/arm64/rockchip/rk3368.dtsi8
-rw-r--r--dts/src/arm64/rockchip/rk3399-firefly.dts4
-rw-r--r--dts/src/arm64/rockchip/rk3399-gru-scarlet.dtsi2
-rw-r--r--dts/src/arm64/rockchip/rk3399-gru.dtsi4
-rw-r--r--dts/src/arm64/rockchip/rk3399-hugsun-x99.dts8
-rw-r--r--dts/src/arm64/rockchip/rk3399-khadas-edge.dtsi10
-rw-r--r--dts/src/arm64/rockchip/rk3399-leez-p710.dts8
-rw-r--r--dts/src/arm64/rockchip/rk3399-nanopi4.dtsi6
-rw-r--r--dts/src/arm64/rockchip/rk3399-pinebook-pro.dts99
-rw-r--r--dts/src/arm64/rockchip/rk3399-puma-haikou.dts6
-rw-r--r--dts/src/arm64/rockchip/rk3399-puma.dtsi10
-rw-r--r--dts/src/arm64/rockchip/rk3399-roc-pc.dtsi22
-rw-r--r--dts/src/arm64/rockchip/rk3399-rock-pi-4.dts8
-rw-r--r--dts/src/arm64/rockchip/rk3399-rock960.dtsi4
-rw-r--r--dts/src/arm64/rockchip/rk3399-rockpro64.dtsi20
-rw-r--r--dts/src/arm64/rockchip/rk3399-sapphire.dtsi4
-rw-r--r--dts/src/arm64/rockchip/rk3399.dtsi19
-rw-r--r--dts/src/arm64/rockchip/rk3399pro-rock-pi-n10.dts6
-rw-r--r--dts/src/arm64/rockchip/rk3399pro-vmarc-som.dtsi206
-rw-r--r--dts/src/arm64/socionext/uniphier-ld11-global.dts2
-rw-r--r--dts/src/arm64/socionext/uniphier-ld11-ref.dts8
-rw-r--r--dts/src/arm64/socionext/uniphier-ld20-akebi96.dts2
-rw-r--r--dts/src/arm64/socionext/uniphier-ld20-global.dts2
-rw-r--r--dts/src/arm64/socionext/uniphier-ld20-ref.dts8
-rw-r--r--dts/src/arm64/socionext/uniphier-ld20.dtsi2
-rw-r--r--dts/src/arm64/socionext/uniphier-pxs3-ref.dts10
-rw-r--r--dts/src/arm64/socionext/uniphier-pxs3.dtsi2
-rw-r--r--dts/src/arm64/ti/k3-am65-main.dtsi38
-rw-r--r--dts/src/arm64/ti/k3-am65-mcu.dtsi2
-rw-r--r--dts/src/arm64/ti/k3-am65-wakeup.dtsi7
-rw-r--r--dts/src/arm64/ti/k3-am65.dtsi2
-rw-r--r--dts/src/arm64/ti/k3-am654-base-board.dts27
-rw-r--r--dts/src/arm64/ti/k3-am654.dtsi2
-rw-r--r--dts/src/arm64/ti/k3-j721e-common-proc-board.dts171
-rw-r--r--dts/src/arm64/ti/k3-j721e-main.dtsi281
-rw-r--r--dts/src/arm64/ti/k3-j721e-mcu-wakeup.dtsi7
-rw-r--r--dts/src/arm64/ti/k3-j721e-som-p0.dtsi2
-rw-r--r--dts/src/arm64/ti/k3-j721e.dtsi2
-rw-r--r--dts/src/mips/ingenic/cu1000-neo.dts114
-rw-r--r--dts/src/mips/ingenic/cu1830-neo.dts168
-rw-r--r--dts/src/mips/ingenic/jz4725b.dtsi364
-rw-r--r--dts/src/mips/ingenic/qi_lb60.dts8
-rw-r--r--dts/src/mips/ingenic/rs90.dts315
-rw-r--r--dts/src/mips/ingenic/x1000.dtsi126
-rw-r--r--dts/src/mips/ingenic/x1830.dtsi300
-rw-r--r--dts/src/mips/loongson/loongson64c-package.dtsi (renamed from dts/src/mips/loongson/loongson3-package.dtsi)0
-rw-r--r--dts/src/mips/loongson/loongson64c_4core_ls7a.dts37
-rw-r--r--dts/src/mips/loongson/loongson64c_4core_rs780e.dts (renamed from dts/src/mips/loongson/loongson3_4core_rs780e.dts)4
-rw-r--r--dts/src/mips/loongson/loongson64c_8core_rs780e.dts (renamed from dts/src/mips/loongson/loongson3_8core_rs780e.dts)4
-rw-r--r--dts/src/mips/loongson/loongson64g-package.dtsi61
-rw-r--r--dts/src/mips/loongson/loongson64g_4core_ls7a.dts41
-rw-r--r--dts/src/mips/loongson/loongson64v_4core_virtio.dts102
-rw-r--r--dts/src/mips/loongson/ls7a-pch.dtsi378
-rw-r--r--dts/src/mips/loongson/rs780e-pch.dtsi4
-rw-r--r--dts/src/mips/mscc/ocelot_pcb120.dts12
-rw-r--r--dts/src/powerpc/akebono.dts8
-rw-r--r--dts/src/powerpc/bluestone.dts2
-rw-r--r--dts/src/powerpc/canyonlands.dts4
-rw-r--r--dts/src/powerpc/currituck.dts6
-rw-r--r--dts/src/powerpc/fsl/p4080ds.dts43
-rw-r--r--dts/src/powerpc/glacier.dts4
-rw-r--r--dts/src/powerpc/haleakala.dts2
-rw-r--r--dts/src/powerpc/icon.dts4
-rw-r--r--dts/src/powerpc/katmai.dts6
-rw-r--r--dts/src/powerpc/kilauea.dts4
-rw-r--r--dts/src/powerpc/makalu.dts4
-rw-r--r--dts/src/powerpc/redwood.dts6
1332 files changed, 60496 insertions, 14784 deletions
diff --git a/arch/arm/dts/stm32mp157a-dk1.dtsi b/arch/arm/dts/stm32mp157a-dk1.dtsi
index 3a10ff9cf9..173e64e04c 100644
--- a/arch/arm/dts/stm32mp157a-dk1.dtsi
+++ b/arch/arm/dts/stm32mp157a-dk1.dtsi
@@ -17,7 +17,7 @@
};
&{/led} {
- red {
+ led-red {
label = "error";
gpios = <&gpioa 13 GPIO_ACTIVE_LOW>;
default-state = "off";
@@ -25,6 +25,6 @@
};
};
-&{/led/blue} {
+&{/led/led-blue} {
default-state = "on";
};
diff --git a/arch/arm/dts/tegra124-jetson-tk1.dts b/arch/arm/dts/tegra124-jetson-tk1.dts
index 7fd97b029e..027c2e5905 100644
--- a/arch/arm/dts/tegra124-jetson-tk1.dts
+++ b/arch/arm/dts/tegra124-jetson-tk1.dts
@@ -7,7 +7,7 @@
environment {
compatible = "barebox,environment";
- device-path = &{/sdhci@700b0600}, "partname:boot1"; /* eMMC */
+ device-path = &{/mmc@700b0600}, "partname:boot1"; /* eMMC */
};
};
};
diff --git a/dts/Bindings/arm/al,alpine.yaml b/dts/Bindings/arm/al,alpine.yaml
deleted file mode 100644
index a70dff277e..0000000000
--- a/dts/Bindings/arm/al,alpine.yaml
+++ /dev/null
@@ -1,21 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0
-%YAML 1.2
----
-$id: http://devicetree.org/schemas/arm/al,alpine.yaml#
-$schema: http://devicetree.org/meta-schemas/core.yaml#
-
-title: Annapurna Labs Alpine Platform Device Tree Bindings
-
-maintainers:
- - Tsahee Zidenberg <tsahee@annapurnalabs.com>
- - Antoine Tenart <antoine.tenart@bootlin.com>
-
-properties:
- compatible:
- items:
- - const: al,alpine
- model:
- items:
- - const: "Annapurna Labs Alpine Dev Board"
-
-...
diff --git a/dts/Bindings/arm/amazon,al.yaml b/dts/Bindings/arm/amazon,al.yaml
new file mode 100644
index 0000000000..a3a4d710bd
--- /dev/null
+++ b/dts/Bindings/arm/amazon,al.yaml
@@ -0,0 +1,33 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/amazon,al.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Amazon's Annapurna Labs Alpine Platform Device Tree Bindings
+
+maintainers:
+ - Hanna Hawa <hhhawa@amazon.com>
+ - Talel Shenhar <talel@amazon.com>, <talelshenhar@gmail.com>
+ - Ronen Krupnik <ronenk@amazon.com>
+
+properties:
+ compatible:
+ oneOf:
+ - description: Boards with Alpine V1 SoC
+ items:
+ - const: al,alpine
+
+ - description: Boards with Alpine V2 SoC
+ items:
+ - enum:
+ - al,alpine-v2-evp
+ - const: al,alpine-v2
+
+ - description: Boards with Alpine V3 SoC
+ items:
+ - enum:
+ - amazon,al-alpine-v3-evp
+ - const: amazon,al-alpine-v3
+
+...
diff --git a/dts/Bindings/arm/amlogic.yaml b/dts/Bindings/arm/amlogic.yaml
index 378229fa83..5eba9f4882 100644
--- a/dts/Bindings/arm/amlogic.yaml
+++ b/dts/Bindings/arm/amlogic.yaml
@@ -121,6 +121,7 @@ properties:
- libretech,aml-s912-pc
- nexbox,a1
- tronsmart,vega-s96
+ - wetek,core2
- const: amlogic,s912
- const: amlogic,meson-gxm
diff --git a/dts/Bindings/arm/arm,integrator.yaml b/dts/Bindings/arm/arm,integrator.yaml
index 192ded470e..f0daf990e0 100644
--- a/dts/Bindings/arm/arm,integrator.yaml
+++ b/dts/Bindings/arm/arm,integrator.yaml
@@ -67,9 +67,9 @@ patternProperties:
compatible:
items:
- enum:
- - arm,integrator-ap-syscon
- - arm,integrator-cp-syscon
- - arm,integrator-sp-syscon
+ - arm,integrator-ap-syscon
+ - arm,integrator-cp-syscon
+ - arm,integrator-sp-syscon
- const: syscon
reg:
maxItems: 1
diff --git a/dts/Bindings/arm/arm,realview.yaml b/dts/Bindings/arm/arm,realview.yaml
index d6e85d198a..1d0b4e2bc7 100644
--- a/dts/Bindings/arm/arm,realview.yaml
+++ b/dts/Bindings/arm/arm,realview.yaml
@@ -55,20 +55,20 @@ properties:
compatible:
oneOf:
- items:
- - const: arm,realview-eb-soc
- - const: simple-bus
+ - const: arm,realview-eb-soc
+ - const: simple-bus
- items:
- - const: arm,realview-pb1176-soc
- - const: simple-bus
+ - const: arm,realview-pb1176-soc
+ - const: simple-bus
- items:
- - const: arm,realview-pb11mp-soc
- - const: simple-bus
+ - const: arm,realview-pb11mp-soc
+ - const: simple-bus
- items:
- - const: arm,realview-pba8-soc
- - const: simple-bus
+ - const: arm,realview-pba8-soc
+ - const: simple-bus
- items:
- - const: arm,realview-pbx-soc
- - const: simple-bus
+ - const: arm,realview-pbx-soc
+ - const: simple-bus
patternProperties:
"^.*syscon@[0-9a-f]+$":
@@ -79,35 +79,35 @@ properties:
compatible:
oneOf:
- items:
- - const: arm,realview-eb11mp-revb-syscon
- - const: arm,realview-eb-syscon
- - const: syscon
- - const: simple-mfd
+ - const: arm,realview-eb11mp-revb-syscon
+ - const: arm,realview-eb-syscon
+ - const: syscon
+ - const: simple-mfd
- items:
- - const: arm,realview-eb11mp-revc-syscon
- - const: arm,realview-eb-syscon
- - const: syscon
- - const: simple-mfd
+ - const: arm,realview-eb11mp-revc-syscon
+ - const: arm,realview-eb-syscon
+ - const: syscon
+ - const: simple-mfd
- items:
- - const: arm,realview-eb-syscon
- - const: syscon
- - const: simple-mfd
+ - const: arm,realview-eb-syscon
+ - const: syscon
+ - const: simple-mfd
- items:
- - const: arm,realview-pb1176-syscon
- - const: syscon
- - const: simple-mfd
+ - const: arm,realview-pb1176-syscon
+ - const: syscon
+ - const: simple-mfd
- items:
- - const: arm,realview-pb11mp-syscon
- - const: syscon
- - const: simple-mfd
+ - const: arm,realview-pb11mp-syscon
+ - const: syscon
+ - const: simple-mfd
- items:
- - const: arm,realview-pba8-syscon
- - const: syscon
- - const: simple-mfd
+ - const: arm,realview-pba8-syscon
+ - const: syscon
+ - const: simple-mfd
- items:
- - const: arm,realview-pbx-syscon
- - const: syscon
- - const: simple-mfd
+ - const: arm,realview-pbx-syscon
+ - const: syscon
+ - const: simple-mfd
required:
- compatible
diff --git a/dts/Bindings/arm/arm,scmi.txt b/dts/Bindings/arm/arm,scmi.txt
index 1f293ea24c..55deb68230 100644
--- a/dts/Bindings/arm/arm,scmi.txt
+++ b/dts/Bindings/arm/arm,scmi.txt
@@ -102,7 +102,7 @@ Required sub-node properties:
[0] http://infocenter.arm.com/help/topic/com.arm.doc.den0056a/index.html
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
[2] Documentation/devicetree/bindings/power/power-domain.yaml
-[3] Documentation/devicetree/bindings/thermal/thermal.txt
+[3] Documentation/devicetree/bindings/thermal/thermal*.yaml
[4] Documentation/devicetree/bindings/sram/sram.yaml
[5] Documentation/devicetree/bindings/reset/reset.txt
diff --git a/dts/Bindings/arm/arm,scpi.txt b/dts/Bindings/arm/arm,scpi.txt
index dd04d9d9a1..bcd6c3ec47 100644
--- a/dts/Bindings/arm/arm,scpi.txt
+++ b/dts/Bindings/arm/arm,scpi.txt
@@ -108,7 +108,7 @@ Required properties:
[0] http://infocenter.arm.com/help/topic/com.arm.doc.dui0922b/index.html
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
-[2] Documentation/devicetree/bindings/thermal/thermal.txt
+[2] Documentation/devicetree/bindings/thermal/thermal*.yaml
[3] Documentation/devicetree/bindings/sram/sram.yaml
[4] Documentation/devicetree/bindings/power/power-domain.yaml
diff --git a/dts/Bindings/arm/arm,vexpress-juno.yaml b/dts/Bindings/arm/arm,vexpress-juno.yaml
index a3420c81cf..26829a803f 100644
--- a/dts/Bindings/arm/arm,vexpress-juno.yaml
+++ b/dts/Bindings/arm/arm,vexpress-juno.yaml
@@ -165,10 +165,10 @@ patternProperties:
compatible:
oneOf:
- items:
- - enum:
- - arm,vexpress,v2m-p1
- - arm,vexpress,v2p-p1
- - const: simple-bus
+ - enum:
+ - arm,vexpress,v2m-p1
+ - arm,vexpress,v2p-p1
+ - const: simple-bus
- const: simple-bus
motherboard:
type: object
@@ -186,8 +186,8 @@ patternProperties:
compatible:
items:
- enum:
- - arm,vexpress,v2m-p1
- - arm,vexpress,v2p-p1
+ - arm,vexpress,v2m-p1
+ - arm,vexpress,v2p-p1
- const: simple-bus
arm,v2m-memory-map:
description: This describes the memory map type.
diff --git a/dts/Bindings/arm/bcm/brcm,bcm11351.yaml b/dts/Bindings/arm/bcm/brcm,bcm11351.yaml
index b5ef2666e6..497600a2ff 100644
--- a/dts/Bindings/arm/bcm/brcm,bcm11351.yaml
+++ b/dts/Bindings/arm/bcm/brcm,bcm11351.yaml
@@ -15,7 +15,7 @@ properties:
compatible:
items:
- enum:
- - brcm,bcm28155-ap
+ - brcm,bcm28155-ap
- const: brcm,bcm11351
...
diff --git a/dts/Bindings/arm/bcm/brcm,bcm21664.yaml b/dts/Bindings/arm/bcm/brcm,bcm21664.yaml
index aafbd6a277..e0ee931723 100644
--- a/dts/Bindings/arm/bcm/brcm,bcm21664.yaml
+++ b/dts/Bindings/arm/bcm/brcm,bcm21664.yaml
@@ -15,7 +15,7 @@ properties:
compatible:
items:
- enum:
- - brcm,bcm21664-garnet
+ - brcm,bcm21664-garnet
- const: brcm,bcm21664
...
diff --git a/dts/Bindings/arm/bcm/brcm,bcm23550.yaml b/dts/Bindings/arm/bcm/brcm,bcm23550.yaml
index c4b4efd28a..40d12ea56e 100644
--- a/dts/Bindings/arm/bcm/brcm,bcm23550.yaml
+++ b/dts/Bindings/arm/bcm/brcm,bcm23550.yaml
@@ -15,7 +15,7 @@ properties:
compatible:
items:
- enum:
- - brcm,bcm23550-sparrow
+ - brcm,bcm23550-sparrow
- const: brcm,bcm23550
...
diff --git a/dts/Bindings/arm/bcm/brcm,cygnus.yaml b/dts/Bindings/arm/bcm/brcm,cygnus.yaml
index fe111e72da..9ba7b16e1f 100644
--- a/dts/Bindings/arm/bcm/brcm,cygnus.yaml
+++ b/dts/Bindings/arm/bcm/brcm,cygnus.yaml
@@ -7,8 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Broadcom Cygnus device tree bindings
maintainers:
- - Ray Jui <rjui@broadcom.com>
- - Scott Branden <sbranden@broadcom.com>
+ - Ray Jui <rjui@broadcom.com>
+ - Scott Branden <sbranden@broadcom.com>
properties:
$nodename:
@@ -16,14 +16,14 @@ properties:
compatible:
items:
- enum:
- - brcm,bcm11300
- - brcm,bcm11320
- - brcm,bcm11350
- - brcm,bcm11360
- - brcm,bcm58300
- - brcm,bcm58302
- - brcm,bcm58303
- - brcm,bcm58305
+ - brcm,bcm11300
+ - brcm,bcm11320
+ - brcm,bcm11350
+ - brcm,bcm11360
+ - brcm,bcm58300
+ - brcm,bcm58302
+ - brcm,bcm58303
+ - brcm,bcm58305
- const: brcm,cygnus
...
diff --git a/dts/Bindings/arm/bcm/brcm,hr2.yaml b/dts/Bindings/arm/bcm/brcm,hr2.yaml
index 1158f49b0b..ae614b6722 100644
--- a/dts/Bindings/arm/bcm/brcm,hr2.yaml
+++ b/dts/Bindings/arm/bcm/brcm,hr2.yaml
@@ -21,7 +21,7 @@ properties:
compatible:
items:
- enum:
- - ubnt,unifi-switch8
+ - ubnt,unifi-switch8
- const: brcm,bcm53342
- const: brcm,hr2
diff --git a/dts/Bindings/arm/bcm/brcm,ns2.yaml b/dts/Bindings/arm/bcm/brcm,ns2.yaml
index 2451704f87..0749adf94c 100644
--- a/dts/Bindings/arm/bcm/brcm,ns2.yaml
+++ b/dts/Bindings/arm/bcm/brcm,ns2.yaml
@@ -16,8 +16,8 @@ properties:
compatible:
items:
- enum:
- - brcm,ns2-svk
- - brcm,ns2-xmc
+ - brcm,ns2-svk
+ - brcm,ns2-xmc
- const: brcm,ns2
...
diff --git a/dts/Bindings/arm/bcm/brcm,nsp.yaml b/dts/Bindings/arm/bcm/brcm,nsp.yaml
index fe364cebf5..8c2cacb2bb 100644
--- a/dts/Bindings/arm/bcm/brcm,nsp.yaml
+++ b/dts/Bindings/arm/bcm/brcm,nsp.yaml
@@ -24,13 +24,13 @@ properties:
compatible:
items:
- enum:
- - brcm,bcm58522
- - brcm,bcm58525
- - brcm,bcm58535
- - brcm,bcm58622
- - brcm,bcm58623
- - brcm,bcm58625
- - brcm,bcm88312
+ - brcm,bcm58522
+ - brcm,bcm58525
+ - brcm,bcm58535
+ - brcm,bcm58622
+ - brcm,bcm58623
+ - brcm,bcm58625
+ - brcm,bcm88312
- const: brcm,nsp
...
diff --git a/dts/Bindings/arm/bcm/brcm,stingray.yaml b/dts/Bindings/arm/bcm/brcm,stingray.yaml
index 4ad2b2124a..c13cb96545 100644
--- a/dts/Bindings/arm/bcm/brcm,stingray.yaml
+++ b/dts/Bindings/arm/bcm/brcm,stingray.yaml
@@ -16,9 +16,9 @@ properties:
compatible:
items:
- enum:
- - brcm,bcm958742k
- - brcm,bcm958742t
- - brcm,bcm958802a802x
+ - brcm,bcm958742k
+ - brcm,bcm958742t
+ - brcm,bcm958802a802x
- const: brcm,stingray
...
diff --git a/dts/Bindings/arm/bcm/brcm,vulcan-soc.yaml b/dts/Bindings/arm/bcm/brcm,vulcan-soc.yaml
index c5b6f31c20..ccdf9f99cb 100644
--- a/dts/Bindings/arm/bcm/brcm,vulcan-soc.yaml
+++ b/dts/Bindings/arm/bcm/brcm,vulcan-soc.yaml
@@ -15,8 +15,8 @@ properties:
compatible:
items:
- enum:
- - brcm,vulcan-eval
- - cavium,thunderx2-cn9900
+ - brcm,vulcan-eval
+ - cavium,thunderx2-cn9900
- const: brcm,vulcan-soc
...
diff --git a/dts/Bindings/arm/bcm/raspberrypi,bcm2835-firmware.txt b/dts/Bindings/arm/bcm/raspberrypi,bcm2835-firmware.txt
deleted file mode 100644
index 6824b3180f..0000000000
--- a/dts/Bindings/arm/bcm/raspberrypi,bcm2835-firmware.txt
+++ /dev/null
@@ -1,14 +0,0 @@
-Raspberry Pi VideoCore firmware driver
-
-Required properties:
-
-- compatible: Should be "raspberrypi,bcm2835-firmware"
-- mboxes: Phandle to the firmware device's Mailbox.
- (See: ../mailbox/mailbox.txt for more information)
-
-Example:
-
-firmware {
- compatible = "raspberrypi,bcm2835-firmware";
- mboxes = <&mailbox>;
-};
diff --git a/dts/Bindings/arm/bcm/raspberrypi,bcm2835-firmware.yaml b/dts/Bindings/arm/bcm/raspberrypi,bcm2835-firmware.yaml
new file mode 100644
index 0000000000..17e4f20c8d
--- /dev/null
+++ b/dts/Bindings/arm/bcm/raspberrypi,bcm2835-firmware.yaml
@@ -0,0 +1,68 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/bcm/raspberrypi,bcm2835-firmware.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Raspberry Pi VideoCore firmware driver
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+ - Stefan Wahren <wahrenst@gmx.net>
+
+select:
+ properties:
+ compatible:
+ contains:
+ const: raspberrypi,bcm2835-firmware
+
+ required:
+ - compatible
+
+properties:
+ compatible:
+ items:
+ - const: raspberrypi,bcm2835-firmware
+ - const: simple-bus
+
+ mboxes:
+ $ref: '/schemas/types.yaml#/definitions/phandle'
+ description: |
+ Phandle to the firmware device's Mailbox.
+ (See: ../mailbox/mailbox.txt for more information)
+
+ clocks:
+ type: object
+
+ properties:
+ compatible:
+ const: raspberrypi,firmware-clocks
+
+ "#clock-cells":
+ const: 1
+ description: >
+ The argument is the ID of the clocks contained by the
+ firmware messages.
+
+ required:
+ - compatible
+ - "#clock-cells"
+
+ additionalProperties: false
+
+required:
+ - compatible
+ - mboxes
+
+examples:
+ - |
+ firmware {
+ compatible = "raspberrypi,bcm2835-firmware", "simple-bus";
+ mboxes = <&mailbox>;
+
+ firmware_clocks: clocks {
+ compatible = "raspberrypi,firmware-clocks";
+ #clock-cells = <1>;
+ };
+ };
+...
diff --git a/dts/Bindings/arm/coresight-cti.yaml b/dts/Bindings/arm/coresight-cti.yaml
index 17df5cd12d..e42ff69d8b 100644
--- a/dts/Bindings/arm/coresight-cti.yaml
+++ b/dts/Bindings/arm/coresight-cti.yaml
@@ -82,12 +82,12 @@ properties:
compatible:
oneOf:
- items:
- - const: arm,coresight-cti
- - const: arm,primecell
+ - const: arm,coresight-cti
+ - const: arm,primecell
- items:
- - const: arm,coresight-cti-v8-arch
- - const: arm,coresight-cti
- - const: arm,primecell
+ - const: arm,coresight-cti-v8-arch
+ - const: arm,coresight-cti
+ - const: arm,primecell
reg:
maxItems: 1
@@ -191,16 +191,16 @@ patternProperties:
anyOf:
- required:
- - arm,trig-in-sigs
+ - arm,trig-in-sigs
- required:
- - arm,trig-out-sigs
+ - arm,trig-out-sigs
oneOf:
- required:
- - arm,trig-conn-name
+ - arm,trig-conn-name
- required:
- - cpu
+ - cpu
- required:
- - arm,cs-dev-assoc
+ - arm,cs-dev-assoc
required:
- reg
diff --git a/dts/Bindings/arm/coresight.txt b/dts/Bindings/arm/coresight.txt
index 846f6daae7..d711676b4a 100644
--- a/dts/Bindings/arm/coresight.txt
+++ b/dts/Bindings/arm/coresight.txt
@@ -108,6 +108,13 @@ its hardware characteristcs.
* arm,cp14: must be present if the system accesses ETM/PTM management
registers via co-processor 14.
+ * qcom,skip-power-up: boolean. Indicates that an implementation can
+ skip powering up the trace unit. TRCPDCR.PU does not have to be set
+ on Qualcomm Technologies Inc. systems since ETMs are in the same power
+ domain as their CPU cores. This property is required to identify such
+ systems with hardware errata where the CPU watchdog counter is stopped
+ when TRCPDCR.PU is set.
+
* Optional property for TMC:
* arm,buffer-size: size of contiguous buffer space for TMC ETR
@@ -121,6 +128,12 @@ its hardware characteristcs.
* interrupts : Exactly one SPI may be listed for reporting the address
error
+* Optional property for configurable replicators:
+
+ * qcom,replicator-loses-context: boolean. Indicates that the replicator
+ will lose register context when AMBA clock is removed which is observed
+ in some replicator designs.
+
Graph bindings for Coresight
-------------------------------
diff --git a/dts/Bindings/arm/cpus.yaml b/dts/Bindings/arm/cpus.yaml
index 40f692c846..1222bf1831 100644
--- a/dts/Bindings/arm/cpus.yaml
+++ b/dts/Bindings/arm/cpus.yaml
@@ -330,8 +330,8 @@ if:
- enable-method
then:
- required:
- - secondary-boot-reg
+ required:
+ - secondary-boot-reg
required:
- device_type
diff --git a/dts/Bindings/arm/freescale/fsl,scu.txt b/dts/Bindings/arm/freescale/fsl,scu.txt
index 10b8459e49..6064d98b10 100644
--- a/dts/Bindings/arm/freescale/fsl,scu.txt
+++ b/dts/Bindings/arm/freescale/fsl,scu.txt
@@ -176,7 +176,7 @@ Required properties:
"fsl,imx8qxp-sc-thermal"
followed by "fsl,imx-sc-thermal";
-- #thermal-sensor-cells: See Documentation/devicetree/bindings/thermal/thermal.txt
+- #thermal-sensor-cells: See Documentation/devicetree/bindings/thermal/thermal-sensor.yaml
for a description.
Example (imx8qxp):
diff --git a/dts/Bindings/arm/fsl.yaml b/dts/Bindings/arm/fsl.yaml
index 05906e291e..6da9d734cd 100644
--- a/dts/Bindings/arm/fsl.yaml
+++ b/dts/Bindings/arm/fsl.yaml
@@ -120,6 +120,8 @@ properties:
- fsl,imx6q-sabrelite
- fsl,imx6q-sabresd
- kontron,imx6q-samx6i # Kontron i.MX6 Dual/Quad SMARC Module
+ - prt,prti6q # Protonic PRTI6Q board
+ - prt,prtwd2 # Protonic WD2 board
- technexion,imx6q-pico-dwarf # TechNexion i.MX6Q Pico-Dwarf
- technexion,imx6q-pico-hobbit # TechNexion i.MX6Q Pico-Hobbit
- technexion,imx6q-pico-nymph # TechNexion i.MX6Q Pico-Nymph
@@ -172,6 +174,8 @@ properties:
- fsl,imx6dl-sabreauto # i.MX6 DualLite/Solo SABRE Automotive Board
- fsl,imx6dl-sabresd # i.MX6 DualLite SABRE Smart Device Board
- kontron,imx6dl-samx6i # Kontron i.MX6 Solo SMARC Module
+ - prt,prtrvt # Protonic RVT board
+ - prt,prtvt7 # Protonic VT7 board
- technexion,imx6dl-pico-dwarf # TechNexion i.MX6DL Pico-Dwarf
- technexion,imx6dl-pico-hobbit # TechNexion i.MX6DL Pico-Hobbit
- technexion,imx6dl-pico-nymph # TechNexion i.MX6DL Pico-Nymph
@@ -268,8 +272,9 @@ properties:
- armadeus,imx6ull-opos6uldev # OPOS6UL (i.MX6ULL) SoM on OPOS6ULDev board
- fsl,imx6ull-14x14-evk # i.MX6 UltraLiteLite 14x14 EVK Board
- kontron,imx6ull-n6411-som # Kontron N6411 SOM
- - toradex,colibri-imx6ull-eval # Colibri iMX6ULL Module on Colibri Evaluation Board
- - toradex,colibri-imx6ull-wifi-eval # Colibri iMX6ULL Wi-Fi / Bluetooth Module on Colibri Evaluation Board
+ - myir,imx6ull-mys-6ulx-eval # MYiR Tech iMX6ULL Evaluation Board
+ - toradex,colibri-imx6ull-eval # Colibri iMX6ULL Module on Colibri Eval Board
+ - toradex,colibri-imx6ull-wifi-eval # Colibri iMX6ULL Wi-Fi / BT Module on Colibri Eval Board
- const: fsl,imx6ull
- description: Kontron N6411 S Board
@@ -307,9 +312,12 @@ properties:
- toradex,colibri-imx7d # Colibri iMX7 Dual Module
- toradex,colibri-imx7d-aster # Colibri iMX7 Dual Module on Aster Carrier Board
- toradex,colibri-imx7d-emmc # Colibri iMX7 Dual 1GB (eMMC) Module
- - toradex,colibri-imx7d-emmc-aster # Colibri iMX7 Dual 1GB (eMMC) Module on Aster Carrier Board
- - toradex,colibri-imx7d-emmc-eval-v3 # Colibri iMX7 Dual 1GB (eMMC) Module on Colibri Evaluation Board V3
- - toradex,colibri-imx7d-eval-v3 # Colibri iMX7 Dual Module on Colibri Evaluation Board V3
+ - toradex,colibri-imx7d-emmc-aster # Colibri iMX7 Dual 1GB (eMMC) Module on
+ # Aster Carrier Board
+ - toradex,colibri-imx7d-emmc-eval-v3 # Colibri iMX7 Dual 1GB (eMMC) Module on
+ # Colibri Evaluation Board V3
+ - toradex,colibri-imx7d-eval-v3 # Colibri iMX7 Dual Module on
+ # Colibri Evaluation Board V3
- tq,imx7d-mba7 # i.MX7D TQ MBa7 with TQMa7D SoM
- zii,imx7d-rmu2 # ZII RMU2 Board
- zii,imx7d-rpu2 # ZII RPU2 Board
diff --git a/dts/Bindings/arm/intel,keembay.yaml b/dts/Bindings/arm/intel,keembay.yaml
new file mode 100644
index 0000000000..06a7b05f43
--- /dev/null
+++ b/dts/Bindings/arm/intel,keembay.yaml
@@ -0,0 +1,19 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/intel,keembay.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Keem Bay platform device tree bindings
+
+maintainers:
+ - Paul J. Murphy <paul.j.murphy@intel.com>
+ - Daniele Alessandrelli <daniele.alessandrelli@intel.com>
+
+properties:
+ compatible:
+ items:
+ - enum:
+ - intel,keembay-evm
+ - const: intel,keembay
+...
diff --git a/dts/Bindings/arm/keystone/ti,k3-sci-common.yaml b/dts/Bindings/arm/keystone/ti,k3-sci-common.yaml
new file mode 100644
index 0000000000..7597bc93a5
--- /dev/null
+++ b/dts/Bindings/arm/keystone/ti,k3-sci-common.yaml
@@ -0,0 +1,44 @@
+# SPDX-License-Identifier: (GPL-2.0-only or BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/keystone/ti,k3-sci-common.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Common K3 TI-SCI bindings
+
+maintainers:
+ - Nishanth Menon <nm@ti.com>
+
+description: |
+ The TI K3 family of SoCs usually have a central System Controller Processor
+ that is responsible for managing various SoC-level resources like clocks,
+ resets, interrupts etc. The communication with that processor is performed
+ through the TI-SCI protocol.
+
+ Each specific device management node like a clock controller node, a reset
+ controller node or an interrupt-controller node should define a common set
+ of properties that enables them to implement the corresponding functionality
+ over the TI-SCI protocol. The following are some of the common properties
+ needed by such individual nodes. The required properties for each device
+ management node is defined in the respective binding.
+
+properties:
+ ti,sci:
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description:
+ Should be a phandle to the TI-SCI System Controller node
+
+ ti,sci-dev-id:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ description: |
+ Should contain the TI-SCI device id corresponding to the device. Please
+ refer to the corresponding System Controller documentation for valid
+ values for the desired device.
+
+ ti,sci-proc-ids:
+ description: Should contain a single tuple of <proc_id host_id>.
+ $ref: /schemas/types.yaml#/definitions/uint32-array
+ items:
+ - description: TI-SCI processor id for the remote processor device
+ - description: TI-SCI host id to which processor control ownership
+ should be transferred to
diff --git a/dts/Bindings/arm/marvell/ap80x-system-controller.txt b/dts/Bindings/arm/marvell/ap80x-system-controller.txt
index 098d932fc9..e31511255d 100644
--- a/dts/Bindings/arm/marvell/ap80x-system-controller.txt
+++ b/dts/Bindings/arm/marvell/ap80x-system-controller.txt
@@ -111,7 +111,7 @@ Thermal:
--------
For common binding part and usage, refer to
-Documentation/devicetree/bindings/thermal/thermal.txt
+Documentation/devicetree/bindings/thermal/thermal*.yaml
The thermal IP can probe the temperature all around the processor. It
may feature several channels, each of them wired to one sensor.
diff --git a/dts/Bindings/arm/marvell/cp110-system-controller.txt b/dts/Bindings/arm/marvell/cp110-system-controller.txt
index f982a8ed93..a21f770959 100644
--- a/dts/Bindings/arm/marvell/cp110-system-controller.txt
+++ b/dts/Bindings/arm/marvell/cp110-system-controller.txt
@@ -203,7 +203,7 @@ It is possible to setup an overheat interrupt by giving at least one
critical point to any subnode of the thermal-zone node.
For common binding part and usage, refer to
-Documentation/devicetree/bindings/thermal/thermal.txt
+Documentation/devicetree/bindings/thermal/thermal*.yaml
Required properties:
- compatible: must be one of:
diff --git a/dts/Bindings/arm/mediatek.yaml b/dts/Bindings/arm/mediatek.yaml
index abc544dde6..30908963ae 100644
--- a/dts/Bindings/arm/mediatek.yaml
+++ b/dts/Bindings/arm/mediatek.yaml
@@ -114,4 +114,9 @@ properties:
- enum:
- mediatek,mt8183-evb
- const: mediatek,mt8183
+ - description: Google Krane (Lenovo IdeaPad Duet, 10e,...)
+ items:
+ - const: google,krane-sku176
+ - const: google,krane
+ - const: mediatek,mt8183
...
diff --git a/dts/Bindings/arm/mediatek/mediatek,pericfg.yaml b/dts/Bindings/arm/mediatek/mediatek,pericfg.yaml
index e271c4682e..1af30174b2 100644
--- a/dts/Bindings/arm/mediatek/mediatek,pericfg.yaml
+++ b/dts/Bindings/arm/mediatek/mediatek,pericfg.yaml
@@ -17,22 +17,22 @@ properties:
compatible:
oneOf:
- items:
- - enum:
- - mediatek,mt2701-pericfg
- - mediatek,mt2712-pericfg
- - mediatek,mt6765-pericfg
- - mediatek,mt7622-pericfg
- - mediatek,mt7629-pericfg
- - mediatek,mt8135-pericfg
- - mediatek,mt8173-pericfg
- - mediatek,mt8183-pericfg
- - mediatek,mt8516-pericfg
- - const: syscon
+ - enum:
+ - mediatek,mt2701-pericfg
+ - mediatek,mt2712-pericfg
+ - mediatek,mt6765-pericfg
+ - mediatek,mt7622-pericfg
+ - mediatek,mt7629-pericfg
+ - mediatek,mt8135-pericfg
+ - mediatek,mt8173-pericfg
+ - mediatek,mt8183-pericfg
+ - mediatek,mt8516-pericfg
+ - const: syscon
- items:
- # Special case for mt7623 for backward compatibility
- - const: mediatek,mt7623-pericfg
- - const: mediatek,mt2701-pericfg
- - const: syscon
+ # Special case for mt7623 for backward compatibility
+ - const: mediatek,mt7623-pericfg
+ - const: mediatek,mt2701-pericfg
+ - const: syscon
reg:
maxItems: 1
diff --git a/dts/Bindings/arm/microchip,sparx5.yaml b/dts/Bindings/arm/microchip,sparx5.yaml
new file mode 100644
index 0000000000..ecf6fa12e6
--- /dev/null
+++ b/dts/Bindings/arm/microchip,sparx5.yaml
@@ -0,0 +1,65 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/microchip,sparx5.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Microchip Sparx5 Boards Device Tree Bindings
+
+maintainers:
+ - Lars Povlsen <lars.povlsen@microchip.com>
+
+description: |+
+ The Microchip Sparx5 SoC is a ARMv8-based used in a family of
+ gigabit TSN-capable gigabit switches.
+
+ The SparX-5 Ethernet switch family provides a rich set of switching
+ features such as advanced TCAM-based VLAN and QoS processing
+ enabling delivery of differentiated services, and security through
+ TCAM-based frame processing using versatile content aware processor
+ (VCAP)
+
+properties:
+ $nodename:
+ const: '/'
+ compatible:
+ oneOf:
+ - description: The Sparx5 pcb125 board is a modular board,
+ which has both spi-nor and eMMC storage. The modular design
+ allows for connection of different network ports.
+ items:
+ - const: microchip,sparx5-pcb125
+ - const: microchip,sparx5
+
+ - description: The Sparx5 pcb134 is a pizzabox form factor
+ gigabit switch with 20 SFP ports. It features spi-nor and
+ either spi-nand or eMMC storage (mount option).
+ items:
+ - const: microchip,sparx5-pcb134
+ - const: microchip,sparx5
+
+ - description: The Sparx5 pcb135 is a pizzabox form factor
+ gigabit switch with 48+4 Cu ports. It features spi-nor and
+ either spi-nand or eMMC storage (mount option).
+ items:
+ - const: microchip,sparx5-pcb135
+ - const: microchip,sparx5
+
+ axi@600000000:
+ type: object
+ description: the root node in the Sparx5 platforms must contain
+ an axi bus child node. They are always at physical address
+ 0x600000000 in all the Sparx5 variants.
+ properties:
+ compatible:
+ items:
+ - const: simple-bus
+
+ required:
+ - compatible
+
+required:
+ - compatible
+ - axi@600000000
+
+...
diff --git a/dts/Bindings/arm/mstar/mstar,l3bridge.yaml b/dts/Bindings/arm/mstar/mstar,l3bridge.yaml
new file mode 100644
index 0000000000..6816bd68f9
--- /dev/null
+++ b/dts/Bindings/arm/mstar/mstar,l3bridge.yaml
@@ -0,0 +1,44 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+# Copyright 2020 thingy.jp.
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/arm/mstar/mstar,l3bridge.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: MStar/SigmaStar Armv7 SoC l3bridge
+
+maintainers:
+ - Daniel Palmer <daniel@thingy.jp>
+
+description: |
+ MStar/SigmaStar's Armv7 SoCs have a pipeline in the interface
+ between the CPU and memory. This means that before DMA capable
+ devices are allowed to run the pipeline must be flushed to ensure
+ everything is in memory.
+
+ The l3bridge region contains registers that allow such a flush
+ to be triggered.
+
+ This node is used by the platform code to find where the registers
+ are and install a barrier that triggers the required pipeline flush.
+
+properties:
+ compatible:
+ items:
+ - const: mstar,l3bridge
+
+ reg:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+
+additionalProperties: false
+
+examples:
+ - |
+ l3bridge: l3bridge@1f204400 {
+ compatible = "mstar,l3bridge";
+ reg = <0x1f204400 0x200>;
+ };
diff --git a/dts/Bindings/arm/mstar/mstar.yaml b/dts/Bindings/arm/mstar/mstar.yaml
new file mode 100644
index 0000000000..c2f980b00b
--- /dev/null
+++ b/dts/Bindings/arm/mstar/mstar.yaml
@@ -0,0 +1,33 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/mstar/mstar.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: MStar platforms device tree bindings
+
+maintainers:
+ - Daniel Palmer <daniel@thingy.jp>
+
+properties:
+ $nodename:
+ const: '/'
+ compatible:
+ oneOf:
+ - description: infinity boards
+ items:
+ - enum:
+ - thingyjp,breadbee-crust # thingy.jp BreadBee Crust
+ - const: mstar,infinity
+
+ - description: infinity3 boards
+ items:
+ - enum:
+ - thingyjp,breadbee # thingy.jp BreadBee
+ - const: mstar,infinity3
+
+ - description: mercury5 boards
+ items:
+ - enum:
+ - 70mai,midrived08 # 70mai midrive d08
+ - const: mstar,mercury5
diff --git a/dts/Bindings/arm/nvidia,tegra194-ccplex.yaml b/dts/Bindings/arm/nvidia,tegra194-ccplex.yaml
new file mode 100644
index 0000000000..1043e4be4f
--- /dev/null
+++ b/dts/Bindings/arm/nvidia,tegra194-ccplex.yaml
@@ -0,0 +1,69 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/arm/nvidia,tegra194-ccplex.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: NVIDIA Tegra194 CPU Complex device tree bindings
+
+maintainers:
+ - Thierry Reding <thierry.reding@gmail.com>
+ - Jonathan Hunter <jonathanh@nvidia.com>
+ - Sumit Gupta <sumitg@nvidia.com>
+
+description: |+
+ Tegra194 SOC has homogeneous architecture where each cluster has two
+ symmetric cores. Compatible string in "cpus" node represents the CPU
+ Complex having all clusters.
+
+properties:
+ $nodename:
+ const: cpus
+
+ compatible:
+ enum:
+ - nvidia,tegra194-ccplex
+
+ nvidia,bpmp:
+ $ref: '/schemas/types.yaml#/definitions/phandle'
+ description: |
+ Specifies the bpmp node that needs to be queried to get
+ operating point data for all CPUs.
+
+examples:
+ - |
+ cpus {
+ compatible = "nvidia,tegra194-ccplex";
+ nvidia,bpmp = <&bpmp>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ cpu0_0: cpu@0 {
+ compatible = "nvidia,tegra194-carmel";
+ device_type = "cpu";
+ reg = <0x0>;
+ enable-method = "psci";
+ };
+
+ cpu0_1: cpu@1 {
+ compatible = "nvidia,tegra194-carmel";
+ device_type = "cpu";
+ reg = <0x001>;
+ enable-method = "psci";
+ };
+
+ cpu1_0: cpu@100 {
+ compatible = "nvidia,tegra194-carmel";
+ device_type = "cpu";
+ reg = <0x100>;
+ enable-method = "psci";
+ };
+
+ cpu1_1: cpu@101 {
+ compatible = "nvidia,tegra194-carmel";
+ device_type = "cpu";
+ reg = <0x101>;
+ enable-method = "psci";
+ };
+ };
+...
diff --git a/dts/Bindings/arm/renesas.yaml b/dts/Bindings/arm/renesas.yaml
index b7d2e92115..0d4dabb4a1 100644
--- a/dts/Bindings/arm/renesas.yaml
+++ b/dts/Bindings/arm/renesas.yaml
@@ -118,6 +118,7 @@ properties:
items:
- enum:
- hoperun,hihope-rzg2m # HopeRun HiHope RZ/G2M platform
+ - beacon,beacon-rzg2m # Beacon EmbeddedWorks RZ/G2M Kit
- const: renesas,r8a774a1
- items:
@@ -150,6 +151,18 @@ properties:
- const: si-linux,cat874
- const: renesas,r8a774c0
+ - description: RZ/G2H (R8A774E1)
+ items:
+ - enum:
+ - hoperun,hihope-rzg2h # HopeRun HiHope RZ/G2H platform
+ - const: renesas,r8a774e1
+
+ - items:
+ - enum:
+ - hoperun,hihope-rzg2-ex # HopeRun expansion board for HiHope RZ/G2 platforms
+ - const: hoperun,hihope-rzg2h
+ - const: renesas,r8a774e1
+
- description: R-Car M1A (R8A77781)
items:
- enum:
diff --git a/dts/Bindings/arm/rockchip.yaml b/dts/Bindings/arm/rockchip.yaml
index d4a4045092..db2e357967 100644
--- a/dts/Bindings/arm/rockchip.yaml
+++ b/dts/Bindings/arm/rockchip.yaml
@@ -435,6 +435,12 @@ properties:
- const: radxa,rockpi4
- const: rockchip,rk3399
+ - description: Radxa ROCK Pi N8
+ items:
+ - const: radxa,rockpi-n8
+ - const: vamrs,rk3288-vmarc-som
+ - const: rockchip,rk3288
+
- description: Radxa ROCK Pi N10
items:
- const: radxa,rockpi-n10
diff --git a/dts/Bindings/arm/stm32/st,stm32-syscon.yaml b/dts/Bindings/arm/stm32/st,stm32-syscon.yaml
index cf5db5e273..6f1cd0103c 100644
--- a/dts/Bindings/arm/stm32/st,stm32-syscon.yaml
+++ b/dts/Bindings/arm/stm32/st,stm32-syscon.yaml
@@ -16,6 +16,9 @@ properties:
- items:
- enum:
- st,stm32mp157-syscfg
+ - st,stm32mp151-pwr-mcu
+ - st,stm32-syscfg
+ - st,stm32-power-config
- const: syscon
reg:
@@ -27,7 +30,16 @@ properties:
required:
- compatible
- reg
- - clocks
+
+if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - st,stm32mp157-syscfg
+then:
+ required:
+ - clocks
additionalProperties: false
diff --git a/dts/Bindings/arm/sunxi.yaml b/dts/Bindings/arm/sunxi.yaml
index 87817ff0cd..efc9118233 100644
--- a/dts/Bindings/arm/sunxi.yaml
+++ b/dts/Bindings/arm/sunxi.yaml
@@ -657,6 +657,11 @@ properties:
- const: pine64,pinephone-1.1
- const: allwinner,sun50i-a64
+ - description: Pine64 PinePhone (1.2)
+ items:
+ - const: pine64,pinephone-1.2
+ - const: allwinner,sun50i-a64
+
- description: Pine64 PineTab
items:
- const: pine64,pinetab
diff --git a/dts/Bindings/arm/tegra.yaml b/dts/Bindings/arm/tegra.yaml
index 60b38eb5c6..e0b3debaee 100644
--- a/dts/Bindings/arm/tegra.yaml
+++ b/dts/Bindings/arm/tegra.yaml
@@ -35,6 +35,9 @@ properties:
- const: toradex,colibri_t20
- const: nvidia,tegra20
- items:
+ - const: acer,picasso
+ - const: nvidia,tegra20
+ - items:
- enum:
- nvidia,beaver
- const: nvidia,tegra30
@@ -60,6 +63,13 @@ properties:
- const: toradex,colibri_t30
- const: nvidia,tegra30
- items:
+ - const: asus,grouper
+ - const: nvidia,tegra30
+ - items:
+ - const: asus,tilapia
+ - const: asus,grouper
+ - const: nvidia,tegra30
+ - items:
- enum:
- nvidia,dalmore
- nvidia,roth
@@ -101,3 +111,11 @@ properties:
- enum:
- nvidia,p2972-0000
- const: nvidia,tegra194
+ - description: Jetson Xavier NX
+ items:
+ - const: nvidia,p3668-0000
+ - const: nvidia,tegra194
+ - description: Jetson Xavier NX Developer Kit
+ items:
+ - const: nvidia,p3509-0000+p3668-0000
+ - const: nvidia,tegra194
diff --git a/dts/Bindings/bus/baikal,bt1-apb.yaml b/dts/Bindings/bus/baikal,bt1-apb.yaml
index 68b0131a31..37ba3337f9 100644
--- a/dts/Bindings/bus/baikal,bt1-apb.yaml
+++ b/dts/Bindings/bus/baikal,bt1-apb.yaml
@@ -19,7 +19,7 @@ description: |
reported to the APB terminator (APB Errors Handler Block).
allOf:
- - $ref: /schemas/simple-bus.yaml#
+ - $ref: /schemas/simple-bus.yaml#
properties:
compatible:
diff --git a/dts/Bindings/bus/baikal,bt1-axi.yaml b/dts/Bindings/bus/baikal,bt1-axi.yaml
index 29e1aaea13..0bee469457 100644
--- a/dts/Bindings/bus/baikal,bt1-axi.yaml
+++ b/dts/Bindings/bus/baikal,bt1-axi.yaml
@@ -23,7 +23,7 @@ description: |
accessible by means of the Baikal-T1 System Controller.
allOf:
- - $ref: /schemas/simple-bus.yaml#
+ - $ref: /schemas/simple-bus.yaml#
properties:
compatible:
diff --git a/dts/Bindings/bus/mti,mips-cdmm.yaml b/dts/Bindings/bus/mti,mips-cdmm.yaml
new file mode 100644
index 0000000000..9cc2d5f1be
--- /dev/null
+++ b/dts/Bindings/bus/mti,mips-cdmm.yaml
@@ -0,0 +1,35 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/bus/mti,mips-cdmm.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: MIPS Common Device Memory Map
+
+description: |
+ Defines a location of the MIPS Common Device Memory Map registers.
+
+maintainers:
+ - James Hogan <jhogan@kernel.org>
+
+properties:
+ compatible:
+ const: mti,mips-cdmm
+
+ reg:
+ description: |
+ Base address and size of an unoccupied memory region, which will be
+ used to map the MIPS CDMM registers block.
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+
+examples:
+ - |
+ cdmm@1bde8000 {
+ compatible = "mti,mips-cdmm";
+ reg = <0x1bde8000 0x8000>;
+ };
+...
diff --git a/dts/Bindings/clock/brcm,bcm2711-dvp.yaml b/dts/Bindings/clock/brcm,bcm2711-dvp.yaml
new file mode 100644
index 0000000000..08543ecbe3
--- /dev/null
+++ b/dts/Bindings/clock/brcm,bcm2711-dvp.yaml
@@ -0,0 +1,47 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/brcm,bcm2711-dvp.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom BCM2711 HDMI DVP Device Tree Bindings
+
+maintainers:
+ - Maxime Ripard <mripard@kernel.org>
+
+properties:
+ "#clock-cells":
+ const: 1
+
+ "#reset-cells":
+ const: 1
+
+ compatible:
+ const: brcm,brcm2711-dvp
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+required:
+ - "#clock-cells"
+ - "#reset-cells"
+ - compatible
+ - reg
+ - clocks
+
+additionalProperties: false
+
+examples:
+ - |
+ dvp: clock@7ef00000 {
+ compatible = "brcm,brcm2711-dvp";
+ reg = <0x7ef00000 0x10>;
+ clocks = <&clk_108MHz>;
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ };
+
+...
diff --git a/dts/Bindings/clock/brcm,bcm63xx-clocks.txt b/dts/Bindings/clock/brcm,bcm63xx-clocks.txt
index 3041657e2f..3e7ca55307 100644
--- a/dts/Bindings/clock/brcm,bcm63xx-clocks.txt
+++ b/dts/Bindings/clock/brcm,bcm63xx-clocks.txt
@@ -3,6 +3,8 @@ Gated Clock Controller Bindings for MIPS based BCM63XX SoCs
Required properties:
- compatible: must be one of:
"brcm,bcm3368-clocks"
+ "brcm,bcm6318-clocks"
+ "brcm,bcm6318-ubus-clocks"
"brcm,bcm6328-clocks"
"brcm,bcm6358-clocks"
"brcm,bcm6362-clocks"
diff --git a/dts/Bindings/clock/clock-bindings.txt b/dts/Bindings/clock/clock-bindings.txt
index 8a55fdcf96..f2ea53832a 100644
--- a/dts/Bindings/clock/clock-bindings.txt
+++ b/dts/Bindings/clock/clock-bindings.txt
@@ -9,7 +9,7 @@ specifier is an array of zero, one or more cells identifying the clock
output on a device. The length of a clock specifier is defined by the
value of a #clock-cells property in the clock provider node.
-[1] http://patchwork.ozlabs.org/patch/31551/
+[1] https://patchwork.ozlabs.org/patch/31551/
==Clock providers==
diff --git a/dts/Bindings/clock/idt,versaclock5.txt b/dts/Bindings/clock/idt,versaclock5.txt
deleted file mode 100644
index bcff681a4b..0000000000
--- a/dts/Bindings/clock/idt,versaclock5.txt
+++ /dev/null
@@ -1,92 +0,0 @@
-Binding for IDT VersaClock 5,6 programmable i2c clock generators.
-
-The IDT VersaClock 5 and VersaClock 6 are programmable i2c clock
-generators providing from 3 to 12 output clocks.
-
-==I2C device node==
-
-Required properties:
-- compatible: shall be one of
- "idt,5p49v5923"
- "idt,5p49v5925"
- "idt,5p49v5933"
- "idt,5p49v5935"
- "idt,5p49v6901"
- "idt,5p49v6965"
-- reg: i2c device address, shall be 0x68 or 0x6a.
-- #clock-cells: from common clock binding; shall be set to 1.
-- clocks: from common clock binding; list of parent clock handles,
- - 5p49v5923 and
- 5p49v5925 and
- 5p49v6901: (required) either or both of XTAL or CLKIN
- reference clock.
- - 5p49v5933 and
- - 5p49v5935: (optional) property not present (internal
- Xtal used) or CLKIN reference
- clock.
-- clock-names: from common clock binding; clock input names, can be
- - 5p49v5923 and
- 5p49v5925 and
- 5p49v6901: (required) either or both of "xin", "clkin".
- - 5p49v5933 and
- - 5p49v5935: (optional) property not present or "clkin".
-
-==Mapping between clock specifier and physical pins==
-
-When referencing the provided clock in the DT using phandle and
-clock specifier, the following mapping applies:
-
-5P49V5923:
- 0 -- OUT0_SEL_I2CB
- 1 -- OUT1
- 2 -- OUT2
-
-5P49V5933:
- 0 -- OUT0_SEL_I2CB
- 1 -- OUT1
- 2 -- OUT4
-
-5P49V5925 and
-5P49V5935:
- 0 -- OUT0_SEL_I2CB
- 1 -- OUT1
- 2 -- OUT2
- 3 -- OUT3
- 4 -- OUT4
-
-5P49V6901:
- 0 -- OUT0_SEL_I2CB
- 1 -- OUT1
- 2 -- OUT2
- 3 -- OUT3
- 4 -- OUT4
-
-==Example==
-
-/* 25MHz reference crystal */
-ref25: ref25m {
- compatible = "fixed-clock";
- #clock-cells = <0>;
- clock-frequency = <25000000>;
-};
-
-i2c-master-node {
-
- /* IDT 5P49V5923 i2c clock generator */
- vc5: clock-generator@6a {
- compatible = "idt,5p49v5923";
- reg = <0x6a>;
- #clock-cells = <1>;
-
- /* Connect XIN input to 25MHz reference */
- clocks = <&ref25m>;
- clock-names = "xin";
- };
-};
-
-/* Consumer referencing the 5P49V5923 pin OUT1 */
-consumer {
- ...
- clocks = <&vc5 1>;
- ...
-}
diff --git a/dts/Bindings/clock/idt,versaclock5.yaml b/dts/Bindings/clock/idt,versaclock5.yaml
new file mode 100644
index 0000000000..28c6461b9a
--- /dev/null
+++ b/dts/Bindings/clock/idt,versaclock5.yaml
@@ -0,0 +1,154 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/idt,versaclock5.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Binding for IDT VersaClock 5 and 6 programmable I2C clock generators
+
+description: |
+ The IDT VersaClock 5 and VersaClock 6 are programmable I2C
+ clock generators providing from 3 to 12 output clocks.
+
+ When referencing the provided clock in the DT using phandle and clock
+ specifier, the following mapping applies:
+
+ - 5P49V5923:
+ 0 -- OUT0_SEL_I2CB
+ 1 -- OUT1
+ 2 -- OUT2
+
+ - 5P49V5933:
+ 0 -- OUT0_SEL_I2CB
+ 1 -- OUT1
+ 2 -- OUT4
+
+ - other parts:
+ 0 -- OUT0_SEL_I2CB
+ 1 -- OUT1
+ 2 -- OUT2
+ 3 -- OUT3
+ 4 -- OUT4
+
+maintainers:
+ - Luca Ceresoli <luca@lucaceresoli.net>
+
+properties:
+ compatible:
+ enum:
+ - idt,5p49v5923
+ - idt,5p49v5925
+ - idt,5p49v5933
+ - idt,5p49v5935
+ - idt,5p49v6901
+ - idt,5p49v6965
+
+ reg:
+ description: I2C device address
+ enum: [ 0x68, 0x6a ]
+
+ '#clock-cells':
+ const: 1
+
+patternProperties:
+ "^OUT[1-4]$":
+ type: object
+ description:
+ Description of one of the outputs (OUT1..OUT4). See "Clock1 Output
+ Configuration" in the Versaclock 5/6/6E Family Register Description
+ and Programming Guide.
+ properties:
+ idt,mode:
+ description:
+ The output drive mode. Values defined in dt-bindings/clk/versaclock.h
+ $ref: /schemas/types.yaml#/definitions/uint32
+ minimum: 0
+ maximum: 6
+ idt,voltage-microvolt:
+ description: The output drive voltage.
+ enum: [ 1800000, 2500000, 3300000 ]
+ idt,slew-percent:
+ description: The Slew rate control for CMOS single-ended.
+ $ref: /schemas/types.yaml#/definitions/uint32
+ enum: [ 80, 85, 90, 100 ]
+
+required:
+ - compatible
+ - reg
+ - '#clock-cells'
+
+allOf:
+ - if:
+ properties:
+ compatible:
+ enum:
+ - idt,5p49v5933
+ - idt,5p49v5935
+ then:
+ # Devices with builtin crystal + optional external input
+ properties:
+ clock-names:
+ const: clkin
+ clocks:
+ maxItems: 1
+ else:
+ # Devices without builtin crystal
+ properties:
+ clock-names:
+ minItems: 1
+ maxItems: 2
+ items:
+ enum: [ xin, clkin ]
+ clocks:
+ minItems: 1
+ maxItems: 2
+ required:
+ - clock-names
+ - clocks
+
+examples:
+ - |
+ #include <dt-bindings/clk/versaclock.h>
+
+ /* 25MHz reference crystal */
+ ref25: ref25m {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <25000000>;
+ };
+
+ i2c@0 {
+ reg = <0x0 0x100>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ /* IDT 5P49V5923 I2C clock generator */
+ vc5: clock-generator@6a {
+ compatible = "idt,5p49v5923";
+ reg = <0x6a>;
+ #clock-cells = <1>;
+
+ /* Connect XIN input to 25MHz reference */
+ clocks = <&ref25m>;
+ clock-names = "xin";
+
+ OUT1 {
+ idt,drive-mode = <VC5_CMOSD>;
+ idt,voltage-microvolts = <1800000>;
+ idt,slew-percent = <80>;
+ };
+
+ OUT4 {
+ idt,drive-mode = <VC5_LVDS>;
+ };
+ };
+ };
+
+ /* Consumer referencing the 5P49V5923 pin OUT1 */
+ consumer {
+ /* ... */
+ clocks = <&vc5 1>;
+ /* ... */
+ };
+
+...
diff --git a/dts/Bindings/clock/imx35-clock.yaml b/dts/Bindings/clock/imx35-clock.yaml
index bd871da6fc..3e20ccaf81 100644
--- a/dts/Bindings/clock/imx35-clock.yaml
+++ b/dts/Bindings/clock/imx35-clock.yaml
@@ -130,7 +130,7 @@ examples:
#clock-cells = <1>;
};
- esdhc@53fb4000 {
+ mmc@53fb4000 {
compatible = "fsl,imx35-esdhc";
reg = <0x53fb4000 0x4000>;
interrupts = <7>;
diff --git a/dts/Bindings/clock/imx7ulp-clock.txt b/dts/Bindings/clock/imx7ulp-clock.txt
deleted file mode 100644
index 93d89adb7a..0000000000
--- a/dts/Bindings/clock/imx7ulp-clock.txt
+++ /dev/null
@@ -1,103 +0,0 @@
-* Clock bindings for Freescale i.MX7ULP
-
-i.MX7ULP Clock functions are under joint control of the System
-Clock Generation (SCG) modules, Peripheral Clock Control (PCC)
-modules, and Core Mode Controller (CMC)1 blocks
-
-The clocking scheme provides clear separation between M4 domain
-and A7 domain. Except for a few clock sources shared between two
-domains, such as the System Oscillator clock, the Slow IRC (SIRC),
-and and the Fast IRC clock (FIRCLK), clock sources and clock
-management are separated and contained within each domain.
-
-M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules.
-A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
-
-Note: this binding doc is only for A7 clock domain.
-
-System Clock Generation (SCG) modules:
----------------------------------------------------------------------
-The System Clock Generation (SCG) is responsible for clock generation
-and distribution across this device. Functions performed by the SCG
-include: clock reference selection, generation of clock used to derive
-processor, system, peripheral bus and external memory interface clocks,
-source selection for peripheral clocks and control of power saving
-clock gating mode.
-
-Required properties:
-
-- compatible: Should be "fsl,imx7ulp-scg1".
-- reg : Should contain registers location and length.
-- #clock-cells: Should be <1>.
-- clocks: Should contain the fixed input clocks.
-- clock-names: Should contain the following clock names:
- "rosc", "sosc", "sirc", "firc", "upll", "mpll".
-
-Peripheral Clock Control (PCC) modules:
----------------------------------------------------------------------
-The Peripheral Clock Control (PCC) is responsible for clock selection,
-optional division and clock gating mode for peripherals in their
-respected power domain
-
-Required properties:
-- compatible: Should be one of:
- "fsl,imx7ulp-pcc2",
- "fsl,imx7ulp-pcc3".
-- reg : Should contain registers location and length.
-- #clock-cells: Should be <1>.
-- clocks: Should contain the fixed input clocks.
-- clock-names: Should contain the following clock names:
- "nic1_bus_clk", "nic1_clk", "ddr_clk", "apll_pfd2",
- "apll_pfd1", "apll_pfd0", "upll", "sosc_bus_clk",
- "mpll", "firc_bus_clk", "rosc", "spll_bus_clk";
-
-The clock consumer should specify the desired clock by having the clock
-ID in its "clocks" phandle cell.
-See include/dt-bindings/clock/imx7ulp-clock.h
-for the full list of i.MX7ULP clock IDs of each module.
-
-Examples:
-
-#include <dt-bindings/clock/imx7ulp-clock.h>
-
-scg1: scg1@403e0000 {
- compatible = "fsl,imx7ulp-scg1;
- reg = <0x403e0000 0x10000>;
- clocks = <&rosc>, <&sosc>, <&sirc>,
- <&firc>, <&upll>, <&mpll>;
- clock-names = "rosc", "sosc", "sirc",
- "firc", "upll", "mpll";
- #clock-cells = <1>;
-};
-
-pcc2: pcc2@403f0000 {
- compatible = "fsl,imx7ulp-pcc2";
- reg = <0x403f0000 0x10000>;
- #clock-cells = <1>;
- clocks = <&scg1 IMX7ULP_CLK_NIC1_BUS_DIV>,
- <&scg1 IMX7ULP_CLK_NIC1_DIV>,
- <&scg1 IMX7ULP_CLK_DDR_DIV>,
- <&scg1 IMX7ULP_CLK_APLL_PFD2>,
- <&scg1 IMX7ULP_CLK_APLL_PFD1>,
- <&scg1 IMX7ULP_CLK_APLL_PFD0>,
- <&scg1 IMX7ULP_CLK_UPLL>,
- <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>,
- <&scg1 IMX7ULP_CLK_FIRC_BUS_CLK>,
- <&scg1 IMX7ULP_CLK_ROSC>,
- <&scg1 IMX7ULP_CLK_SPLL_BUS_CLK>;
- clock-names = "nic1_bus_clk", "nic1_clk", "ddr_clk",
- "apll_pfd2", "apll_pfd1", "apll_pfd0",
- "upll", "sosc_bus_clk", "mpll",
- "firc_bus_clk", "rosc", "spll_bus_clk";
-};
-
-usdhc1: usdhc@40380000 {
- compatible = "fsl,imx7ulp-usdhc";
- reg = <0x40380000 0x10000>;
- interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&scg1 IMX7ULP_CLK_NIC1_BUS_DIV>,
- <&scg1 IMX7ULP_CLK_NIC1_DIV>,
- <&pcc2 IMX7ULP_CLK_USDHC1>;
- clock-names ="ipg", "ahb", "per";
- bus-width = <4>;
-};
diff --git a/dts/Bindings/clock/imx7ulp-pcc-clock.yaml b/dts/Bindings/clock/imx7ulp-pcc-clock.yaml
new file mode 100644
index 0000000000..7caf5cee91
--- /dev/null
+++ b/dts/Bindings/clock/imx7ulp-pcc-clock.yaml
@@ -0,0 +1,121 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/imx7ulp-pcc-clock.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Clock bindings for Freescale i.MX7ULP Peripheral Clock Control (PCC) modules
+
+maintainers:
+ - A.s. Dong <aisheng.dong@nxp.com>
+
+description: |
+ i.MX7ULP Clock functions are under joint control of the System
+ Clock Generation (SCG) modules, Peripheral Clock Control (PCC)
+ modules, and Core Mode Controller (CMC)1 blocks
+
+ The clocking scheme provides clear separation between M4 domain
+ and A7 domain. Except for a few clock sources shared between two
+ domains, such as the System Oscillator clock, the Slow IRC (SIRC),
+ and and the Fast IRC clock (FIRCLK), clock sources and clock
+ management are separated and contained within each domain.
+
+ M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules.
+ A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
+
+ Note: this binding doc is only for A7 clock domain.
+
+ The Peripheral Clock Control (PCC) is responsible for clock selection,
+ optional division and clock gating mode for peripherals in their
+ respected power domain.
+
+ The clock consumer should specify the desired clock by having the clock
+ ID in its "clocks" phandle cell.
+ See include/dt-bindings/clock/imx7ulp-clock.h for the full list of
+ i.MX7ULP clock IDs of each module.
+
+properties:
+ compatible:
+ enum:
+ - fsl,imx7ulp-pcc2
+ - fsl,imx7ulp-pcc3
+
+ reg:
+ maxItems: 1
+
+ '#clock-cells':
+ const: 1
+
+ clocks:
+ items:
+ - description: nic1 bus clock
+ - description: nic1 clock
+ - description: ddr clock
+ - description: apll pfd2
+ - description: apll pfd1
+ - description: apll pfd0
+ - description: usb pll
+ - description: system osc bus clock
+ - description: fast internal reference clock bus
+ - description: rtc osc
+ - description: system pll bus clock
+
+ clock-names:
+ items:
+ - const: nic1_bus_clk
+ - const: nic1_clk
+ - const: ddr_clk
+ - const: apll_pfd2
+ - const: apll_pfd1
+ - const: apll_pfd0
+ - const: upll
+ - const: sosc_bus_clk
+ - const: firc_bus_clk
+ - const: rosc
+ - const: spll_bus_clk
+
+required:
+ - compatible
+ - reg
+ - '#clock-cells'
+ - clocks
+ - clock-names
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/imx7ulp-clock.h>
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+
+ clock-controller@403f0000 {
+ compatible = "fsl,imx7ulp-pcc2";
+ reg = <0x403f0000 0x10000>;
+ #clock-cells = <1>;
+ clocks = <&scg1 IMX7ULP_CLK_NIC1_BUS_DIV>,
+ <&scg1 IMX7ULP_CLK_NIC1_DIV>,
+ <&scg1 IMX7ULP_CLK_DDR_DIV>,
+ <&scg1 IMX7ULP_CLK_APLL_PFD2>,
+ <&scg1 IMX7ULP_CLK_APLL_PFD1>,
+ <&scg1 IMX7ULP_CLK_APLL_PFD0>,
+ <&scg1 IMX7ULP_CLK_UPLL>,
+ <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>,
+ <&scg1 IMX7ULP_CLK_FIRC_BUS_CLK>,
+ <&scg1 IMX7ULP_CLK_ROSC>,
+ <&scg1 IMX7ULP_CLK_SPLL_BUS_CLK>;
+ clock-names = "nic1_bus_clk", "nic1_clk", "ddr_clk",
+ "apll_pfd2", "apll_pfd1", "apll_pfd0",
+ "upll", "sosc_bus_clk", "firc_bus_clk",
+ "rosc", "spll_bus_clk";
+ };
+
+ mmc@40380000 {
+ compatible = "fsl,imx7ulp-usdhc";
+ reg = <0x40380000 0x10000>;
+ interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&scg1 IMX7ULP_CLK_NIC1_BUS_DIV>,
+ <&scg1 IMX7ULP_CLK_NIC1_DIV>,
+ <&pcc2 IMX7ULP_CLK_USDHC1>;
+ clock-names ="ipg", "ahb", "per";
+ bus-width = <4>;
+ };
diff --git a/dts/Bindings/clock/imx7ulp-scg-clock.yaml b/dts/Bindings/clock/imx7ulp-scg-clock.yaml
new file mode 100644
index 0000000000..ee8efb4ed5
--- /dev/null
+++ b/dts/Bindings/clock/imx7ulp-scg-clock.yaml
@@ -0,0 +1,99 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/imx7ulp-scg-clock.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Clock bindings for Freescale i.MX7ULP System Clock Generation (SCG) modules
+
+maintainers:
+ - A.s. Dong <aisheng.dong@nxp.com>
+
+description: |
+ i.MX7ULP Clock functions are under joint control of the System
+ Clock Generation (SCG) modules, Peripheral Clock Control (PCC)
+ modules, and Core Mode Controller (CMC)1 blocks
+
+ The clocking scheme provides clear separation between M4 domain
+ and A7 domain. Except for a few clock sources shared between two
+ domains, such as the System Oscillator clock, the Slow IRC (SIRC),
+ and and the Fast IRC clock (FIRCLK), clock sources and clock
+ management are separated and contained within each domain.
+
+ M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules.
+ A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
+
+ Note: this binding doc is only for A7 clock domain.
+
+ The System Clock Generation (SCG) is responsible for clock generation
+ and distribution across this device. Functions performed by the SCG
+ include: clock reference selection, generation of clock used to derive
+ processor, system, peripheral bus and external memory interface clocks,
+ source selection for peripheral clocks and control of power saving
+ clock gating mode.
+
+ The clock consumer should specify the desired clock by having the clock
+ ID in its "clocks" phandle cell.
+ See include/dt-bindings/clock/imx7ulp-clock.h for the full list of
+ i.MX7ULP clock IDs of each module.
+
+properties:
+ compatible:
+ const: fsl,imx7ulp-scg1
+
+ reg:
+ maxItems: 1
+
+ '#clock-cells':
+ const: 1
+
+ clocks:
+ items:
+ - description: rtc osc
+ - description: system osc
+ - description: slow internal reference clock
+ - description: fast internal reference clock
+ - description: usb PLL
+
+ clock-names:
+ items:
+ - const: rosc
+ - const: sosc
+ - const: sirc
+ - const: firc
+ - const: upll
+
+required:
+ - compatible
+ - reg
+ - '#clock-cells'
+ - clocks
+ - clock-names
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/imx7ulp-clock.h>
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+
+ clock-controller@403e0000 {
+ compatible = "fsl,imx7ulp-scg1";
+ reg = <0x403e0000 0x10000>;
+ clocks = <&rosc>, <&sosc>, <&sirc>,
+ <&firc>, <&upll>;
+ clock-names = "rosc", "sosc", "sirc",
+ "firc", "upll";
+ #clock-cells = <1>;
+ };
+
+ mmc@40380000 {
+ compatible = "fsl,imx7ulp-usdhc";
+ reg = <0x40380000 0x10000>;
+ interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&scg1 IMX7ULP_CLK_NIC1_BUS_DIV>,
+ <&scg1 IMX7ULP_CLK_NIC1_DIV>,
+ <&pcc2 IMX7ULP_CLK_USDHC1>;
+ clock-names ="ipg", "ahb", "per";
+ bus-width = <4>;
+ };
diff --git a/dts/Bindings/clock/imx8qxp-lpcg.yaml b/dts/Bindings/clock/imx8qxp-lpcg.yaml
index 33f3010f48..1d5e9bcce4 100644
--- a/dts/Bindings/clock/imx8qxp-lpcg.yaml
+++ b/dts/Bindings/clock/imx8qxp-lpcg.yaml
@@ -62,7 +62,7 @@ examples:
};
mmc@5b010000 {
- compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
+ compatible = "fsl,imx8qxp-usdhc";
interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x5b010000 0x10000>;
clocks = <&conn_lpcg IMX_CONN_LPCG_SDHC0_IPG_CLK>,
diff --git a/dts/Bindings/clock/ingenic,cgu.yaml b/dts/Bindings/clock/ingenic,cgu.yaml
index a952d58118..5dd7ea8a78 100644
--- a/dts/Bindings/clock/ingenic,cgu.yaml
+++ b/dts/Bindings/clock/ingenic,cgu.yaml
@@ -47,12 +47,12 @@ properties:
compatible:
items:
- enum:
- - ingenic,jz4740-cgu
- - ingenic,jz4725b-cgu
- - ingenic,jz4770-cgu
- - ingenic,jz4780-cgu
- - ingenic,x1000-cgu
- - ingenic,x1830-cgu
+ - ingenic,jz4740-cgu
+ - ingenic,jz4725b-cgu
+ - ingenic,jz4770-cgu
+ - ingenic,jz4780-cgu
+ - ingenic,x1000-cgu
+ - ingenic,x1830-cgu
- const: simple-mfd
minItems: 1
@@ -68,8 +68,8 @@ properties:
items:
- const: ext
- enum:
- - rtc
- - osc32k # Different name, same clock
+ - rtc
+ - osc32k # Different name, same clock
assigned-clocks:
minItems: 1
diff --git a/dts/Bindings/clock/microchip,sparx5-dpll.yaml b/dts/Bindings/clock/microchip,sparx5-dpll.yaml
new file mode 100644
index 0000000000..39559a0a59
--- /dev/null
+++ b/dts/Bindings/clock/microchip,sparx5-dpll.yaml
@@ -0,0 +1,52 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/microchip,sparx5-dpll.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Microchip Sparx5 DPLL Clock
+
+maintainers:
+ - Lars Povlsen <lars.povlsen@microchip.com>
+
+description: |
+ The Sparx5 DPLL clock controller generates and supplies clock to
+ various peripherals within the SoC.
+
+properties:
+ compatible:
+ const: microchip,sparx5-dpll
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ '#clock-cells':
+ const: 1
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - '#clock-cells'
+
+additionalProperties: false
+
+examples:
+ # Clock provider for eMMC:
+ - |
+ lcpll_clk: lcpll-clk {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <2500000000>;
+ };
+ clks: clock-controller@61110000c {
+ compatible = "microchip,sparx5-dpll";
+ #clock-cells = <1>;
+ clocks = <&lcpll_clk>;
+ reg = <0x1110000c 0x24>;
+ };
+
+...
diff --git a/dts/Bindings/clock/qcom,a53pll.yaml b/dts/Bindings/clock/qcom,a53pll.yaml
index 20d2638b4c..db3d0ea6bc 100644
--- a/dts/Bindings/clock/qcom,a53pll.yaml
+++ b/dts/Bindings/clock/qcom,a53pll.yaml
@@ -15,7 +15,9 @@ description:
properties:
compatible:
- const: qcom,msm8916-a53pll
+ enum:
+ - qcom,ipq6018-a53pll
+ - qcom,msm8916-a53pll
reg:
maxItems: 1
@@ -23,6 +25,14 @@ properties:
'#clock-cells':
const: 0
+ clocks:
+ items:
+ - description: board XO clock
+
+ clock-names:
+ items:
+ - const: xo
+
required:
- compatible
- reg
@@ -38,3 +48,12 @@ examples:
reg = <0xb016000 0x40>;
#clock-cells = <0>;
};
+ #Example 2 - A53 PLL found on IPQ6018 devices
+ - |
+ a53pll_ipq: clock-controller@b116000 {
+ compatible = "qcom,ipq6018-a53pll";
+ reg = <0x0b116000 0x40>;
+ #clock-cells = <0>;
+ clocks = <&xo>;
+ clock-names = "xo";
+ };
diff --git a/dts/Bindings/clock/qcom,sdm845-gpucc.yaml b/dts/Bindings/clock/qcom,gpucc.yaml
index 8a0c576ba8..df943c4c32 100644
--- a/dts/Bindings/clock/qcom,sdm845-gpucc.yaml
+++ b/dts/Bindings/clock/qcom,gpucc.yaml
@@ -1,23 +1,31 @@
# SPDX-License-Identifier: GPL-2.0-only
%YAML 1.2
---
-$id: http://devicetree.org/schemas/clock/qcom,sdm845-gpucc.yaml#
+$id: http://devicetree.org/schemas/clock/qcom,gpucc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
-title: Qualcomm Graphics Clock & Reset Controller Binding for SDM845
+title: Qualcomm Graphics Clock & Reset Controller Binding
maintainers:
- Taniya Das <tdas@codeaurora.org>
description: |
Qualcomm graphics clock control module which supports the clocks, resets and
- power domains on SDM845.
+ power domains on SDM845/SC7180/SM8150/SM8250.
- See also dt-bindings/clock/qcom,gpucc-sdm845.h.
+ See also:
+ dt-bindings/clock/qcom,gpucc-sdm845.h
+ dt-bindings/clock/qcom,gpucc-sc7180.h
+ dt-bindings/clock/qcom,gpucc-sm8150.h
+ dt-bindings/clock/qcom,gpucc-sm8250.h
properties:
compatible:
- const: qcom,sdm845-gpucc
+ enum:
+ - qcom,sdm845-gpucc
+ - qcom,sc7180-gpucc
+ - qcom,sm8150-gpucc
+ - qcom,sm8250-gpucc
clocks:
items:
diff --git a/dts/Bindings/clock/qcom,mmcc.yaml b/dts/Bindings/clock/qcom,mmcc.yaml
index 1b16a863b3..af32dee14f 100644
--- a/dts/Bindings/clock/qcom,mmcc.yaml
+++ b/dts/Bindings/clock/qcom,mmcc.yaml
@@ -65,7 +65,7 @@ properties:
protected-clocks:
description:
- Protected clock specifier list as per common clock binding
+ Protected clock specifier list as per common clock binding
vdd-gfx-supply:
description:
diff --git a/dts/Bindings/clock/qcom,msm8996-apcc.yaml b/dts/Bindings/clock/qcom,msm8996-apcc.yaml
new file mode 100644
index 0000000000..a20cb10636
--- /dev/null
+++ b/dts/Bindings/clock/qcom,msm8996-apcc.yaml
@@ -0,0 +1,54 @@
+# SPDX-License-Identifier: GPL-2.0-only
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/qcom,msm8996-apcc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm clock controller for MSM8996 CPUs
+
+maintainers:
+ - Loic Poulain <loic.poulain@linaro.org>
+
+description: |
+ Qualcomm CPU clock controller for MSM8996 CPUs, clock 0 is for Power cluster
+ and clock 1 is for Perf cluster.
+
+properties:
+ compatible:
+ enum:
+ - qcom,msm8996-apcc
+
+ reg:
+ maxItems: 1
+
+ '#clock-cells':
+ const: 1
+
+ clocks:
+ items:
+ - description: Primary PLL clock for power cluster (little)
+ - description: Primary PLL clock for perf cluster (big)
+ - description: Alternate PLL clock for power cluster (little)
+ - description: Alternate PLL clock for perf cluster (big)
+
+ clock-names:
+ items:
+ - const: pwrcl_pll
+ - const: perfcl_pll
+ - const: pwrcl_alt_pll
+ - const: perfcl_alt_pll
+
+required:
+ - compatible
+ - reg
+ - '#clock-cells'
+
+additionalProperties: false
+
+examples:
+ - |
+ kryocc: clock-controller@6400000 {
+ compatible = "qcom,msm8996-apcc";
+ reg = <0x6400000 0x90000>;
+ #clock-cells = <1>;
+ };
diff --git a/dts/Bindings/clock/qcom,rpmcc.txt b/dts/Bindings/clock/qcom,rpmcc.txt
index 90a1349bc7..b44a0622fb 100644
--- a/dts/Bindings/clock/qcom,rpmcc.txt
+++ b/dts/Bindings/clock/qcom,rpmcc.txt
@@ -13,13 +13,17 @@ Required properties :
"qcom,rpmcc-msm8660", "qcom,rpmcc"
"qcom,rpmcc-apq8060", "qcom,rpmcc"
"qcom,rpmcc-msm8916", "qcom,rpmcc"
+ "qcom,rpmcc-msm8936", "qcom,rpmcc"
"qcom,rpmcc-msm8974", "qcom,rpmcc"
"qcom,rpmcc-msm8976", "qcom,rpmcc"
"qcom,rpmcc-apq8064", "qcom,rpmcc"
"qcom,rpmcc-ipq806x", "qcom,rpmcc"
+ "qcom,rpmcc-msm8992",·"qcom,rpmcc"
+ "qcom,rpmcc-msm8994",·"qcom,rpmcc"
"qcom,rpmcc-msm8996", "qcom,rpmcc"
"qcom,rpmcc-msm8998", "qcom,rpmcc"
"qcom,rpmcc-qcs404", "qcom,rpmcc"
+ "qcom,rpmcc-sdm660", "qcom,rpmcc"
- #clock-cells : shall contain 1
diff --git a/dts/Bindings/clock/qcom,sc7180-gpucc.yaml b/dts/Bindings/clock/qcom,sc7180-gpucc.yaml
deleted file mode 100644
index fe08461fce..0000000000
--- a/dts/Bindings/clock/qcom,sc7180-gpucc.yaml
+++ /dev/null
@@ -1,74 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0-only
-%YAML 1.2
----
-$id: http://devicetree.org/schemas/clock/qcom,sc7180-gpucc.yaml#
-$schema: http://devicetree.org/meta-schemas/core.yaml#
-
-title: Qualcomm Graphics Clock & Reset Controller Binding for SC7180
-
-maintainers:
- - Taniya Das <tdas@codeaurora.org>
-
-description: |
- Qualcomm graphics clock control module which supports the clocks, resets and
- power domains on SC7180.
-
- See also dt-bindings/clock/qcom,gpucc-sc7180.h.
-
-properties:
- compatible:
- const: qcom,sc7180-gpucc
-
- clocks:
- items:
- - description: Board XO source
- - description: GPLL0 main branch source
- - description: GPLL0 div branch source
-
- clock-names:
- items:
- - const: bi_tcxo
- - const: gcc_gpu_gpll0_clk_src
- - const: gcc_gpu_gpll0_div_clk_src
-
- '#clock-cells':
- const: 1
-
- '#reset-cells':
- const: 1
-
- '#power-domain-cells':
- const: 1
-
- reg:
- maxItems: 1
-
-required:
- - compatible
- - reg
- - clocks
- - clock-names
- - '#clock-cells'
- - '#reset-cells'
- - '#power-domain-cells'
-
-additionalProperties: false
-
-examples:
- - |
- #include <dt-bindings/clock/qcom,gcc-sc7180.h>
- #include <dt-bindings/clock/qcom,rpmh.h>
- clock-controller@5090000 {
- compatible = "qcom,sc7180-gpucc";
- reg = <0x05090000 0x9000>;
- clocks = <&rpmhcc RPMH_CXO_CLK>,
- <&gcc GCC_GPU_GPLL0_CLK_SRC>,
- <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
- clock-names = "bi_tcxo",
- "gcc_gpu_gpll0_clk_src",
- "gcc_gpu_gpll0_div_clk_src";
- #clock-cells = <1>;
- #reset-cells = <1>;
- #power-domain-cells = <1>;
- };
-...
diff --git a/dts/Bindings/clock/qcom,sc7180-lpasscorecc.yaml b/dts/Bindings/clock/qcom,sc7180-lpasscorecc.yaml
new file mode 100644
index 0000000000..c54172fbf2
--- /dev/null
+++ b/dts/Bindings/clock/qcom,sc7180-lpasscorecc.yaml
@@ -0,0 +1,108 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/qcom,sc7180-lpasscorecc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm LPASS Core Clock Controller Binding for SC7180
+
+maintainers:
+ - Taniya Das <tdas@codeaurora.org>
+
+description: |
+ Qualcomm LPASS core clock control module which supports the clocks and
+ power domains on SC7180.
+
+ See also:
+ - dt-bindings/clock/qcom,lpasscorecc-sc7180.h
+
+properties:
+ compatible:
+ enum:
+ - qcom,sc7180-lpasshm
+ - qcom,sc7180-lpasscorecc
+
+ clocks:
+ items:
+ - description: gcc_lpass_sway clock from GCC
+ - description: Board XO source
+
+ clock-names:
+ items:
+ - const: iface
+ - const: bi_tcxo
+
+ power-domains:
+ maxItems: 1
+
+ '#clock-cells':
+ const: 1
+
+ '#power-domain-cells':
+ const: 1
+
+ reg:
+ minItems: 1
+ items:
+ - description: lpass core cc register
+ - description: lpass audio cc register
+
+ reg-names:
+ items:
+ - const: lpass_core_cc
+ - const: lpass_audio_cc
+
+if:
+ properties:
+ compatible:
+ contains:
+ const: qcom,sc7180-lpasshm
+then:
+ properties:
+ reg:
+ maxItems: 1
+
+else:
+ properties:
+ reg:
+ minItems: 2
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - '#clock-cells'
+ - '#power-domain-cells'
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/qcom,rpmh.h>
+ #include <dt-bindings/clock/qcom,gcc-sc7180.h>
+ #include <dt-bindings/clock/qcom,lpasscorecc-sc7180.h>
+ clock-controller@63000000 {
+ compatible = "qcom,sc7180-lpasshm";
+ reg = <0x63000000 0x28>;
+ clocks = <&gcc GCC_LPASS_CFG_NOC_SWAY_CLK>, <&rpmhcc RPMH_CXO_CLK>;
+ clock-names = "iface", "bi_tcxo";
+ #clock-cells = <1>;
+ #power-domain-cells = <1>;
+ };
+
+ - |
+ #include <dt-bindings/clock/qcom,rpmh.h>
+ #include <dt-bindings/clock/qcom,gcc-sc7180.h>
+ #include <dt-bindings/clock/qcom,lpasscorecc-sc7180.h>
+ clock-controller@62d00000 {
+ compatible = "qcom,sc7180-lpasscorecc";
+ reg = <0x62d00000 0x50000>, <0x62780000 0x30000>;
+ reg-names = "lpass_core_cc", "lpass_audio_cc";
+ clocks = <&gcc GCC_LPASS_CFG_NOC_SWAY_CLK>, <&rpmhcc RPMH_CXO_CLK>;
+ clock-names = "iface", "bi_tcxo";
+ power-domains = <&lpass_hm LPASS_CORE_HM_GDSCR>;
+ #clock-cells = <1>;
+ #power-domain-cells = <1>;
+ };
+...
diff --git a/dts/Bindings/clock/renesas,cpg-clocks.yaml b/dts/Bindings/clock/renesas,cpg-clocks.yaml
new file mode 100644
index 0000000000..9185d10173
--- /dev/null
+++ b/dts/Bindings/clock/renesas,cpg-clocks.yaml
@@ -0,0 +1,241 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/renesas,cpg-clocks.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Renesas Clock Pulse Generator (CPG)
+
+maintainers:
+ - Geert Uytterhoeven <geert+renesas@glider.be>
+
+description:
+ The Clock Pulse Generator (CPG) generates core clocks for the SoC. It
+ includes PLLs, and fixed and variable ratio dividers.
+
+ The CPG may also provide a Clock Domain for SoC devices, in combination with
+ the CPG Module Stop (MSTP) Clocks.
+
+properties:
+ compatible:
+ oneOf:
+ - const: renesas,r8a73a4-cpg-clocks # R-Mobile APE6
+ - const: renesas,r8a7740-cpg-clocks # R-Mobile A1
+ - const: renesas,r8a7778-cpg-clocks # R-Car M1
+ - const: renesas,r8a7779-cpg-clocks # R-Car H1
+ - items:
+ - enum:
+ - renesas,r7s72100-cpg-clocks # RZ/A1H
+ - const: renesas,rz-cpg-clocks # RZ/A1
+ - const: renesas,sh73a0-cpg-clocks # SH-Mobile AG5
+
+ reg:
+ maxItems: 1
+
+ clocks: true
+
+ '#clock-cells':
+ const: 1
+
+ clock-output-names: true
+
+ renesas,mode:
+ description: Board-specific settings of the MD_CK* bits on R-Mobile A1
+ $ref: /schemas/types.yaml#/definitions/uint32
+ minimum: 0
+ maximum: 7
+
+ '#power-domain-cells':
+ const: 0
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - '#clock-cells'
+ - clock-output-names
+
+allOf:
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: renesas,r8a73a4-cpg-clocks
+ then:
+ properties:
+ clocks:
+ items:
+ - description: extal1
+ - description: extal2
+
+ clock-output-names:
+ items:
+ - const: main
+ - const: pll0
+ - const: pll1
+ - const: pll2
+ - const: pll2s
+ - const: pll2h
+ - const: z
+ - const: z2
+ - const: i
+ - const: m3
+ - const: b
+ - const: m1
+ - const: m2
+ - const: zx
+ - const: zs
+ - const: hp
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: renesas,r8a7740-cpg-clocks
+ then:
+ properties:
+ clocks:
+ items:
+ - description: extal1
+ - description: extal2
+ - description: extalr
+
+ clock-output-names:
+ items:
+ - const: system
+ - const: pllc0
+ - const: pllc1
+ - const: pllc2
+ - const: r
+ - const: usb24s
+ - const: i
+ - const: zg
+ - const: b
+ - const: m1
+ - const: hp
+ - const: hpp
+ - const: usbp
+ - const: s
+ - const: zb
+ - const: m3
+ - const: cp
+
+ required:
+ - renesas,mode
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: renesas,r8a7778-cpg-clocks
+ then:
+ properties:
+ clocks:
+ maxItems: 1
+
+ clock-output-names:
+ items:
+ - const: plla
+ - const: pllb
+ - const: b
+ - const: out
+ - const: p
+ - const: s
+ - const: s1
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: renesas,r8a7779-cpg-clocks
+ then:
+ properties:
+ clocks:
+ maxItems: 1
+
+ clock-output-names:
+ items:
+ - const: plla
+ - const: z
+ - const: zs
+ - const: s
+ - const: s1
+ - const: p
+ - const: b
+ - const: out
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: renesas,r7s72100-cpg-clocks
+ then:
+ properties:
+ clocks:
+ items:
+ - description: extal1
+ - description: usb_x1
+
+ clock-output-names:
+ items:
+ - const: pll
+ - const: i
+ - const: g
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: renesas,sh73a0-cpg-clocks
+ then:
+ properties:
+ clocks:
+ items:
+ - description: extal1
+ - description: extal2
+
+ clock-output-names:
+ items:
+ - const: main
+ - const: pll0
+ - const: pll1
+ - const: pll2
+ - const: pll3
+ - const: dsi0phy
+ - const: dsi1phy
+ - const: zg
+ - const: m3
+ - const: b
+ - const: m1
+ - const: m2
+ - const: z
+ - const: zx
+ - const: hp
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - renesas,r8a7778-cpg-clocks
+ - renesas,r8a7779-cpg-clocks
+ - renesas,rz-cpg-clocks
+ then:
+ required:
+ - '#power-domain-cells'
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/r8a7740-clock.h>
+ cpg_clocks: cpg_clocks@e6150000 {
+ compatible = "renesas,r8a7740-cpg-clocks";
+ reg = <0xe6150000 0x10000>;
+ clocks = <&extal1_clk>, <&extal2_clk>, <&extalr_clk>;
+ #clock-cells = <1>;
+ clock-output-names = "system", "pllc0", "pllc1", "pllc2", "r",
+ "usb24s", "i", "zg", "b", "m1", "hp", "hpp",
+ "usbp", "s", "zb", "m3", "cp";
+ renesas,mode = <0x05>;
+ };
diff --git a/dts/Bindings/clock/renesas,cpg-mssr.yaml b/dts/Bindings/clock/renesas,cpg-mssr.yaml
index c745bd6071..e13aee8ab6 100644
--- a/dts/Bindings/clock/renesas,cpg-mssr.yaml
+++ b/dts/Bindings/clock/renesas,cpg-mssr.yaml
@@ -33,6 +33,7 @@ properties:
- renesas,r8a774a1-cpg-mssr # RZ/G2M
- renesas,r8a774b1-cpg-mssr # RZ/G2N
- renesas,r8a774c0-cpg-mssr # RZ/G2E
+ - renesas,r8a774e1-cpg-mssr # RZ/G2H
- renesas,r8a7790-cpg-mssr # R-Car H2
- renesas,r8a7791-cpg-mssr # R-Car M2-W
- renesas,r8a7792-cpg-mssr # R-Car V2H
diff --git a/dts/Bindings/clock/renesas,r8a73a4-cpg-clocks.txt b/dts/Bindings/clock/renesas,r8a73a4-cpg-clocks.txt
deleted file mode 100644
index ece92393e8..0000000000
--- a/dts/Bindings/clock/renesas,r8a73a4-cpg-clocks.txt
+++ /dev/null
@@ -1,33 +0,0 @@
-* Renesas R8A73A4 Clock Pulse Generator (CPG)
-
-The CPG generates core clocks for the R8A73A4 SoC. It includes five PLLs
-and several fixed ratio dividers.
-
-Required Properties:
-
- - compatible: Must be "renesas,r8a73a4-cpg-clocks"
-
- - reg: Base address and length of the memory resource used by the CPG
-
- - clocks: Reference to the parent clocks ("extal1" and "extal2")
-
- - #clock-cells: Must be 1
-
- - clock-output-names: The names of the clocks. Supported clocks are "main",
- "pll0", "pll1", "pll2", "pll2s", "pll2h", "z", "z2", "i", "m3", "b",
- "m1", "m2", "zx", "zs", and "hp".
-
-
-Example
--------
-
- cpg_clocks: cpg_clocks@e6150000 {
- compatible = "renesas,r8a73a4-cpg-clocks";
- reg = <0 0xe6150000 0 0x10000>;
- clocks = <&extal1_clk>, <&extal2_clk>;
- #clock-cells = <1>;
- clock-output-names = "main", "pll0", "pll1", "pll2",
- "pll2s", "pll2h", "z", "z2",
- "i", "m3", "b", "m1", "m2",
- "zx", "zs", "hp";
- };
diff --git a/dts/Bindings/clock/renesas,r8a7740-cpg-clocks.txt b/dts/Bindings/clock/renesas,r8a7740-cpg-clocks.txt
deleted file mode 100644
index 2c03302f86..0000000000
--- a/dts/Bindings/clock/renesas,r8a7740-cpg-clocks.txt
+++ /dev/null
@@ -1,41 +0,0 @@
-These bindings should be considered EXPERIMENTAL for now.
-
-* Renesas R8A7740 Clock Pulse Generator (CPG)
-
-The CPG generates core clocks for the R8A7740 SoC. It includes three PLLs
-and several fixed ratio and variable ratio dividers.
-
-Required Properties:
-
- - compatible: Must be "renesas,r8a7740-cpg-clocks"
-
- - reg: Base address and length of the memory resource used by the CPG
-
- - clocks: Reference to the three parent clocks
- - #clock-cells: Must be 1
- - clock-output-names: The names of the clocks. Supported clocks are
- "system", "pllc0", "pllc1", "pllc2", "r", "usb24s", "i", "zg", "b",
- "m1", "hp", "hpp", "usbp", "s", "zb", "m3", and "cp".
-
- - renesas,mode: board-specific settings of the MD_CK* bits
-
-
-Example
--------
-
-cpg_clocks: cpg_clocks@e6150000 {
- compatible = "renesas,r8a7740-cpg-clocks";
- reg = <0xe6150000 0x10000>;
- clocks = <&extal1_clk>, <&extal2_clk>, <&extalr_clk>;
- #clock-cells = <1>;
- clock-output-names = "system", "pllc0", "pllc1",
- "pllc2", "r",
- "usb24s",
- "i", "zg", "b", "m1", "hp",
- "hpp", "usbp", "s", "zb", "m3",
- "cp";
-};
-
-&cpg_clocks {
- renesas,mode = <0x05>;
-};
diff --git a/dts/Bindings/clock/renesas,r8a7778-cpg-clocks.txt b/dts/Bindings/clock/renesas,r8a7778-cpg-clocks.txt
deleted file mode 100644
index 7cc4c0330b..0000000000
--- a/dts/Bindings/clock/renesas,r8a7778-cpg-clocks.txt
+++ /dev/null
@@ -1,47 +0,0 @@
-* Renesas R8A7778 Clock Pulse Generator (CPG)
-
-The CPG generates core clocks for the R8A7778. It includes two PLLs and
-several fixed ratio dividers.
-The CPG also provides a Clock Domain for SoC devices, in combination with the
-CPG Module Stop (MSTP) Clocks.
-
-Required Properties:
-
- - compatible: Must be "renesas,r8a7778-cpg-clocks"
- - reg: Base address and length of the memory resource used by the CPG
- - #clock-cells: Must be 1
- - clock-output-names: The names of the clocks. Supported clocks are
- "plla", "pllb", "b", "out", "p", "s", and "s1".
- - #power-domain-cells: Must be 0
-
-SoC devices that are part of the CPG/MSTP Clock Domain and can be power-managed
-through an MSTP clock should refer to the CPG device node in their
-"power-domains" property, as documented by the generic PM domain bindings in
-Documentation/devicetree/bindings/power/power_domain.txt.
-
-
-Examples
---------
-
- - CPG device node:
-
- cpg_clocks: cpg_clocks@ffc80000 {
- compatible = "renesas,r8a7778-cpg-clocks";
- reg = <0xffc80000 0x80>;
- #clock-cells = <1>;
- clocks = <&extal_clk>;
- clock-output-names = "plla", "pllb", "b",
- "out", "p", "s", "s1";
- #power-domain-cells = <0>;
- };
-
-
- - CPG/MSTP Clock Domain member device node:
-
- sdhi0: sd@ffe4c000 {
- compatible = "renesas,sdhi-r8a7778";
- reg = <0xffe4c000 0x100>;
- interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&mstp3_clks R8A7778_CLK_SDHI0>;
- power-domains = <&cpg_clocks>;
- };
diff --git a/dts/Bindings/clock/renesas,r8a7779-cpg-clocks.txt b/dts/Bindings/clock/renesas,r8a7779-cpg-clocks.txt
deleted file mode 100644
index 8c81547c29..0000000000
--- a/dts/Bindings/clock/renesas,r8a7779-cpg-clocks.txt
+++ /dev/null
@@ -1,49 +0,0 @@
-* Renesas R8A7779 Clock Pulse Generator (CPG)
-
-The CPG generates core clocks for the R8A7779. It includes one PLL and
-several fixed ratio dividers.
-The CPG also provides a Clock Domain for SoC devices, in combination with the
-CPG Module Stop (MSTP) Clocks.
-
-Required Properties:
-
- - compatible: Must be "renesas,r8a7779-cpg-clocks"
- - reg: Base address and length of the memory resource used by the CPG
-
- - clocks: Reference to the parent clock
- - #clock-cells: Must be 1
- - clock-output-names: The names of the clocks. Supported clocks are "plla",
- "z", "zs", "s", "s1", "p", "b", "out".
- - #power-domain-cells: Must be 0
-
-SoC devices that are part of the CPG/MSTP Clock Domain and can be power-managed
-through an MSTP clock should refer to the CPG device node in their
-"power-domains" property, as documented by the generic PM domain bindings in
-Documentation/devicetree/bindings/power/power_domain.txt.
-
-
-Examples
---------
-
- - CPG device node:
-
- cpg_clocks: cpg_clocks@ffc80000 {
- compatible = "renesas,r8a7779-cpg-clocks";
- reg = <0xffc80000 0x30>;
- clocks = <&extal_clk>;
- #clock-cells = <1>;
- clock-output-names = "plla", "z", "zs", "s", "s1", "p",
- "b", "out";
- #power-domain-cells = <0>;
- };
-
-
- - CPG/MSTP Clock Domain member device node:
-
- sata: sata@fc600000 {
- compatible = "renesas,sata-r8a7779", "renesas,rcar-sata";
- reg = <0xfc600000 0x2000>;
- interrupts = <0 100 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&mstp1_clks R8A7779_CLK_SATA>;
- power-domains = <&cpg_clocks>;
- };
diff --git a/dts/Bindings/clock/renesas,rz-cpg-clocks.txt b/dts/Bindings/clock/renesas,rz-cpg-clocks.txt
deleted file mode 100644
index 8ff3e2774e..0000000000
--- a/dts/Bindings/clock/renesas,rz-cpg-clocks.txt
+++ /dev/null
@@ -1,53 +0,0 @@
-* Renesas RZ/A1 Clock Pulse Generator (CPG)
-
-The CPG generates core clocks for the RZ/A1 SoCs. It includes the PLL, variable
-CPU and GPU clocks, and several fixed ratio dividers.
-The CPG also provides a Clock Domain for SoC devices, in combination with the
-CPG Module Stop (MSTP) Clocks.
-
-Required Properties:
-
- - compatible: Must be one of
- - "renesas,r7s72100-cpg-clocks" for the r7s72100 CPG
- and "renesas,rz-cpg-clocks" as a fallback.
- - reg: Base address and length of the memory resource used by the CPG
- - clocks: References to possible parent clocks. Order must match clock modes
- in the datasheet. For the r7s72100, this is extal, usb_x1.
- - #clock-cells: Must be 1
- - clock-output-names: The names of the clocks. Supported clocks are "pll",
- "i", and "g"
- - #power-domain-cells: Must be 0
-
-SoC devices that are part of the CPG/MSTP Clock Domain and can be power-managed
-through an MSTP clock should refer to the CPG device node in their
-"power-domains" property, as documented by the generic PM domain bindings in
-Documentation/devicetree/bindings/power/power_domain.txt.
-
-
-Examples
---------
-
- - CPG device node:
-
- cpg_clocks: cpg_clocks@fcfe0000 {
- #clock-cells = <1>;
- compatible = "renesas,r7s72100-cpg-clocks",
- "renesas,rz-cpg-clocks";
- reg = <0xfcfe0000 0x18>;
- clocks = <&extal_clk>, <&usb_x1_clk>;
- clock-output-names = "pll", "i", "g";
- #power-domain-cells = <0>;
- };
-
-
- - CPG/MSTP Clock Domain member device node:
-
- mtu2: timer@fcff0000 {
- compatible = "renesas,mtu2-r7s72100", "renesas,mtu2";
- reg = <0xfcff0000 0x400>;
- interrupts = <0 107 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-names = "tgi0a";
- clocks = <&mstp3_clks R7S72100_CLK_MTU2>;
- clock-names = "fck";
- power-domains = <&cpg_clocks>;
- };
diff --git a/dts/Bindings/clock/renesas,sh73a0-cpg-clocks.txt b/dts/Bindings/clock/renesas,sh73a0-cpg-clocks.txt
deleted file mode 100644
index a8978ec948..0000000000
--- a/dts/Bindings/clock/renesas,sh73a0-cpg-clocks.txt
+++ /dev/null
@@ -1,35 +0,0 @@
-These bindings should be considered EXPERIMENTAL for now.
-
-* Renesas SH73A0 Clock Pulse Generator (CPG)
-
-The CPG generates core clocks for the SH73A0 SoC. It includes four PLLs
-and several fixed ratio dividers.
-
-Required Properties:
-
- - compatible: Must be "renesas,sh73a0-cpg-clocks"
-
- - reg: Base address and length of the memory resource used by the CPG
-
- - clocks: Reference to the parent clocks ("extal1" and "extal2")
-
- - #clock-cells: Must be 1
-
- - clock-output-names: The names of the clocks. Supported clocks are "main",
- "pll0", "pll1", "pll2", "pll3", "dsi0phy", "dsi1phy", "zg", "m3", "b",
- "m1", "m2", "z", "zx", and "hp".
-
-
-Example
--------
-
- cpg_clocks: cpg_clocks@e6150000 {
- compatible = "renesas,sh73a0-cpg-clocks";
- reg = <0 0xe6150000 0 0x10000>;
- clocks = <&extal1_clk>, <&extal2_clk>;
- #clock-cells = <1>;
- clock-output-names = "main", "pll0", "pll1", "pll2",
- "pll3", "dsi0phy", "dsi1phy",
- "zg", "m3", "b", "m1", "m2",
- "z", "zx", "hp";
- };
diff --git a/dts/Bindings/clock/rockchip,rk3288-cru.txt b/dts/Bindings/clock/rockchip,rk3288-cru.txt
index 8cb47c39ba..bf3a9ec192 100644
--- a/dts/Bindings/clock/rockchip,rk3288-cru.txt
+++ b/dts/Bindings/clock/rockchip,rk3288-cru.txt
@@ -4,9 +4,15 @@ The RK3288 clock controller generates and supplies clock to various
controllers within the SoC and also implements a reset controller for SoC
peripherals.
+A revision of this SoC is available: rk3288w. The clock tree is a bit
+different so another dt-compatible is available. Noticed that it is only
+setting the difference but there is no automatic revision detection. This
+should be performed by bootloaders.
+
Required Properties:
-- compatible: should be "rockchip,rk3288-cru"
+- compatible: should be "rockchip,rk3288-cru" or "rockchip,rk3288w-cru" in
+ case of this revision of Rockchip rk3288.
- reg: physical base address of the controller and length of memory mapped
region.
- #clock-cells: should be 1.
diff --git a/dts/Bindings/clock/silabs,si514.txt b/dts/Bindings/clock/silabs,si514.txt
index ea1a9dbc63..a4f28ec86f 100644
--- a/dts/Bindings/clock/silabs,si514.txt
+++ b/dts/Bindings/clock/silabs,si514.txt
@@ -6,7 +6,7 @@ found in the datasheet[2].
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
[2] Si514 datasheet
- http://www.silabs.com/Support%20Documents/TechnicalDocs/si514.pdf
+ https://www.silabs.com/Support%20Documents/TechnicalDocs/si514.pdf
Required properties:
- compatible: Shall be "silabs,si514"
diff --git a/dts/Bindings/clock/silabs,si5351.txt b/dts/Bindings/clock/silabs,si5351.txt
index f00191cad8..8fe6f80afa 100644
--- a/dts/Bindings/clock/silabs,si5351.txt
+++ b/dts/Bindings/clock/silabs,si5351.txt
@@ -2,7 +2,7 @@ Binding for Silicon Labs Si5351a/b/c programmable i2c clock generator.
Reference
[1] Si5351A/B/C Data Sheet
- http://www.silabs.com/Support%20Documents/TechnicalDocs/Si5351.pdf
+ https://www.silabs.com/Support%20Documents/TechnicalDocs/Si5351.pdf
The Si5351a/b/c are programmable i2c clock generators with up to 8 output
clocks. Si5351a also has a reduced pin-count package (MSOP10) where only
diff --git a/dts/Bindings/clock/silabs,si570.txt b/dts/Bindings/clock/silabs,si570.txt
index c09f21e1d9..901935e929 100644
--- a/dts/Bindings/clock/silabs,si570.txt
+++ b/dts/Bindings/clock/silabs,si570.txt
@@ -7,9 +7,9 @@ found in the data sheets[2][3].
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
[2] Si570/571 Data Sheet
- http://www.silabs.com/Support%20Documents/TechnicalDocs/si570.pdf
+ https://www.silabs.com/Support%20Documents/TechnicalDocs/si570.pdf
[3] Si598/599 Data Sheet
- http://www.silabs.com/Support%20Documents/TechnicalDocs/si598-99.pdf
+ https://www.silabs.com/Support%20Documents/TechnicalDocs/si598-99.pdf
Required properties:
- compatible: Shall be one of "silabs,si570", "silabs,si571",
diff --git a/dts/Bindings/clock/sprd,sc9863a-clk.yaml b/dts/Bindings/clock/sprd,sc9863a-clk.yaml
index 29813873cf..c6d0915186 100644
--- a/dts/Bindings/clock/sprd,sc9863a-clk.yaml
+++ b/dts/Bindings/clock/sprd,sc9863a-clk.yaml
@@ -16,7 +16,7 @@ properties:
"#clock-cells":
const: 1
- compatible :
+ compatible:
enum:
- sprd,sc9863a-ap-clk
- sprd,sc9863a-aon-clk
diff --git a/dts/Bindings/clock/ti,cdce706.txt b/dts/Bindings/clock/ti,cdce706.txt
index 959d96632f..21c3ff7647 100644
--- a/dts/Bindings/clock/ti,cdce706.txt
+++ b/dts/Bindings/clock/ti,cdce706.txt
@@ -1,7 +1,7 @@
Bindings for Texas Instruments CDCE706 programmable 3-PLL clock
synthesizer/multiplier/divider.
-Reference: http://www.ti.com/lit/ds/symlink/cdce706.pdf
+Reference: https://www.ti.com/lit/ds/symlink/cdce706.pdf
I2C device node required properties:
- compatible: shall be "ti,cdce706".
diff --git a/dts/Bindings/clock/ti,cdce925.txt b/dts/Bindings/clock/ti,cdce925.txt
index 26544c8520..df42ab7271 100644
--- a/dts/Bindings/clock/ti,cdce925.txt
+++ b/dts/Bindings/clock/ti,cdce925.txt
@@ -4,10 +4,10 @@ Reference
This binding uses the common clock binding[1].
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
-[2] http://www.ti.com/product/cdce913
-[3] http://www.ti.com/product/cdce925
-[4] http://www.ti.com/product/cdce937
-[5] http://www.ti.com/product/cdce949
+[2] https://www.ti.com/product/cdce913
+[3] https://www.ti.com/product/cdce925
+[4] https://www.ti.com/product/cdce937
+[5] https://www.ti.com/product/cdce949
The driver provides clock sources for each output Y1 through Y5.
diff --git a/dts/Bindings/cpufreq/cpufreq-dt.txt b/dts/Bindings/cpufreq/cpufreq-dt.txt
index 332aed8f45..56f4423743 100644
--- a/dts/Bindings/cpufreq/cpufreq-dt.txt
+++ b/dts/Bindings/cpufreq/cpufreq-dt.txt
@@ -18,7 +18,8 @@ Optional properties:
in unit of nanoseconds.
- voltage-tolerance: Specify the CPU voltage tolerance in percentage.
- #cooling-cells:
- Please refer to Documentation/devicetree/bindings/thermal/thermal.txt.
+ Please refer to
+ Documentation/devicetree/bindings/thermal/thermal-cooling-devices.yaml.
Examples:
diff --git a/dts/Bindings/cpufreq/cpufreq-mediatek.txt b/dts/Bindings/cpufreq/cpufreq-mediatek.txt
index 0551c78619..ea4994b352 100644
--- a/dts/Bindings/cpufreq/cpufreq-mediatek.txt
+++ b/dts/Bindings/cpufreq/cpufreq-mediatek.txt
@@ -21,8 +21,8 @@ Optional properties:
flow is handled by hardware, hence no software "voltage tracking" is
needed.
- #cooling-cells:
- Please refer to Documentation/devicetree/bindings/thermal/thermal.txt
- for detail.
+ For details, please refer to
+ Documentation/devicetree/bindings/thermal/thermal-cooling-devices.yaml
Example 1 (MT7623 SoC):
diff --git a/dts/Bindings/cpufreq/nvidia,tegra20-cpufreq.txt b/dts/Bindings/cpufreq/nvidia,tegra20-cpufreq.txt
index daeca6ae6b..52a24b82fd 100644
--- a/dts/Bindings/cpufreq/nvidia,tegra20-cpufreq.txt
+++ b/dts/Bindings/cpufreq/nvidia,tegra20-cpufreq.txt
@@ -5,7 +5,7 @@ Required properties:
- clocks: Must contain an entry for the CPU clock.
See ../clocks/clock-bindings.txt for details.
- operating-points-v2: See ../bindings/opp/opp.txt for details.
-- #cooling-cells: Should be 2. See ../thermal/thermal.txt for details.
+- #cooling-cells: Should be 2. See ../thermal/thermal-cooling-devices.yaml for details.
For each opp entry in 'operating-points-v2' table:
- opp-supported-hw: Two bitfields indicating:
diff --git a/dts/Bindings/crypto/ti,sa2ul.yaml b/dts/Bindings/crypto/ti,sa2ul.yaml
new file mode 100644
index 0000000000..85ef69ffeb
--- /dev/null
+++ b/dts/Bindings/crypto/ti,sa2ul.yaml
@@ -0,0 +1,76 @@
+# SPDX-License-Identifier: (GPL-2.0-only or BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/crypto/ti,sa2ul.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: K3 SoC SA2UL crypto module
+
+maintainers:
+ - Tero Kristo <t-kristo@ti.com>
+
+properties:
+ compatible:
+ enum:
+ - ti,j721e-sa2ul
+ - ti,am654-sa2ul
+
+ reg:
+ maxItems: 1
+
+ power-domains:
+ maxItems: 1
+
+ dmas:
+ items:
+ - description: TX DMA Channel
+ - description: RX DMA Channel #1
+ - description: RX DMA Channel #2
+
+ dma-names:
+ items:
+ - const: tx
+ - const: rx1
+ - const: rx2
+
+ dma-coherent: true
+
+ "#address-cells":
+ const: 2
+
+ "#size-cells":
+ const: 2
+
+ ranges:
+ description:
+ Address translation for the possible RNG child node for SA2UL
+
+patternProperties:
+ "^rng@[a-f0-9]+$":
+ type: object
+ description:
+ Child RNG node for SA2UL
+
+required:
+ - compatible
+ - reg
+ - power-domains
+ - dmas
+ - dma-names
+ - dma-coherent
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/soc/ti,sci_pm_domain.h>
+
+ main_crypto: crypto@4e00000 {
+ compatible = "ti,j721-sa2ul";
+ reg = <0x0 0x4e00000 0x0 0x1200>;
+ power-domains = <&k3_pds 264 TI_SCI_PD_EXCLUSIVE>;
+ dmas = <&main_udmap 0xc000>, <&main_udmap 0x4000>,
+ <&main_udmap 0x4001>;
+ dma-names = "tx", "rx1", "rx2";
+ dma-coherent;
+ };
diff --git a/dts/Bindings/devfreq/rk3399_dmc.txt b/dts/Bindings/devfreq/rk3399_dmc.txt
index 0ec68141f8..a10d1f6d85 100644
--- a/dts/Bindings/devfreq/rk3399_dmc.txt
+++ b/dts/Bindings/devfreq/rk3399_dmc.txt
@@ -18,6 +18,8 @@ Optional properties:
format depends on the interrupt controller.
It should be a DCF interrupt. When DDR DVFS finishes
a DCF interrupt is triggered.
+- rockchip,pmu: Phandle to the syscon managing the "PMU general register
+ files".
Following properties relate to DDR timing:
diff --git a/dts/Bindings/display/allwinner,sun8i-a83t-de2-mixer.yaml b/dts/Bindings/display/allwinner,sun8i-a83t-de2-mixer.yaml
index 1dee641e3e..c040eef565 100644
--- a/dts/Bindings/display/allwinner,sun8i-a83t-de2-mixer.yaml
+++ b/dts/Bindings/display/allwinner,sun8i-a83t-de2-mixer.yaml
@@ -36,6 +36,9 @@ properties:
- const: bus
- const: mod
+ iommus:
+ maxItems: 1
+
resets:
maxItems: 1
diff --git a/dts/Bindings/display/brcm,bcm-vc4.txt b/dts/Bindings/display/brcm,bcm-vc4.txt
deleted file mode 100644
index 26649b4c4d..0000000000
--- a/dts/Bindings/display/brcm,bcm-vc4.txt
+++ /dev/null
@@ -1,174 +0,0 @@
-Broadcom VC4 (VideoCore4) GPU
-
-The VC4 device present on the Raspberry Pi includes a display system
-with HDMI output and the HVS (Hardware Video Scaler) for compositing
-display planes.
-
-Required properties for VC4:
-- compatible: Should be "brcm,bcm2835-vc4" or "brcm,cygnus-vc4"
-
-Required properties for Pixel Valve:
-- compatible: Should be one of "brcm,bcm2835-pixelvalve0",
- "brcm,bcm2835-pixelvalve1", or "brcm,bcm2835-pixelvalve2"
-- reg: Physical base address and length of the PV's registers
-- interrupts: The interrupt number
- See bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
-
-Required properties for HVS:
-- compatible: Should be "brcm,bcm2835-hvs"
-- reg: Physical base address and length of the HVS's registers
-- interrupts: The interrupt number
- See bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
-
-Required properties for HDMI
-- compatible: Should be "brcm,bcm2835-hdmi"
-- reg: Physical base address and length of the two register ranges
- ("HDMI" and "HD", in that order)
-- interrupts: The interrupt numbers
- See bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
-- ddc: phandle of the I2C controller used for DDC EDID probing
-- clocks: a) hdmi: The HDMI state machine clock
- b) pixel: The pixel clock.
-
-Optional properties for HDMI:
-- hpd-gpios: The GPIO pin for HDMI hotplug detect (if it doesn't appear
- as an interrupt/status bit in the HDMI controller
- itself). See bindings/pinctrl/brcm,bcm2835-gpio.txt
-- dmas: Should contain one entry pointing to the DMA channel used to
- transfer audio data
-- dma-names: Should contain "audio-rx"
-
-Required properties for DPI:
-- compatible: Should be "brcm,bcm2835-dpi"
-- reg: Physical base address and length of the registers
-- clocks: a) core: The core clock the unit runs on
- b) pixel: The pixel clock that feeds the pixelvalve
-- port: Port node with a single endpoint connecting to the panel
- device, as defined in [1]
-
-Required properties for VEC:
-- compatible: Should be "brcm,bcm2835-vec"
-- reg: Physical base address and length of the registers
-- clocks: The core clock the unit runs on
-- interrupts: The interrupt number
- See bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
-
-Required properties for V3D:
-- compatible: Should be "brcm,bcm2835-v3d" or "brcm,cygnus-v3d"
-- reg: Physical base address and length of the V3D's registers
-- interrupts: The interrupt number
- See bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
-
-Optional properties for V3D:
-- clocks: The clock the unit runs on
-
-Required properties for DSI:
-- compatible: Should be "brcm,bcm2835-dsi0" or "brcm,bcm2835-dsi1"
-- reg: Physical base address and length of the DSI block's registers
-- interrupts: The interrupt number
- See bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
-- clocks: a) phy: The DSI PLL clock feeding the DSI analog PHY
- b) escape: The DSI ESC clock from CPRMAN
- c) pixel: The DSI pixel clock from CPRMAN
-- clock-output-names:
- The 3 clocks output from the DSI analog PHY: dsi[01]_byte,
- dsi[01]_ddr2, and dsi[01]_ddr
-
-Required properties for the TXP (writeback) block:
-- compatible: Should be "brcm,bcm2835-txp"
-- reg: Physical base address and length of the TXP block's registers
-- interrupts: The interrupt number
- See bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
-
-[1] Documentation/devicetree/bindings/media/video-interfaces.txt
-
-Example:
-pixelvalve@7e807000 {
- compatible = "brcm,bcm2835-pixelvalve2";
- reg = <0x7e807000 0x100>;
- interrupts = <2 10>; /* pixelvalve */
-};
-
-hvs@7e400000 {
- compatible = "brcm,bcm2835-hvs";
- reg = <0x7e400000 0x6000>;
- interrupts = <2 1>;
-};
-
-hdmi: hdmi@7e902000 {
- compatible = "brcm,bcm2835-hdmi";
- reg = <0x7e902000 0x600>,
- <0x7e808000 0x100>;
- interrupts = <2 8>, <2 9>;
- ddc = <&i2c2>;
- hpd-gpios = <&gpio 46 GPIO_ACTIVE_HIGH>;
- clocks = <&clocks BCM2835_PLLH_PIX>,
- <&clocks BCM2835_CLOCK_HSM>;
- clock-names = "pixel", "hdmi";
-};
-
-dpi: dpi@7e208000 {
- compatible = "brcm,bcm2835-dpi";
- reg = <0x7e208000 0x8c>;
- clocks = <&clocks BCM2835_CLOCK_VPU>,
- <&clocks BCM2835_CLOCK_DPI>;
- clock-names = "core", "pixel";
- #address-cells = <1>;
- #size-cells = <0>;
-
- port {
- dpi_out: endpoint@0 {
- remote-endpoint = <&panel_in>;
- };
- };
-};
-
-dsi1: dsi@7e700000 {
- compatible = "brcm,bcm2835-dsi1";
- reg = <0x7e700000 0x8c>;
- interrupts = <2 12>;
- #address-cells = <1>;
- #size-cells = <0>;
- #clock-cells = <1>;
-
- clocks = <&clocks BCM2835_PLLD_DSI1>,
- <&clocks BCM2835_CLOCK_DSI1E>,
- <&clocks BCM2835_CLOCK_DSI1P>;
- clock-names = "phy", "escape", "pixel";
-
- clock-output-names = "dsi1_byte", "dsi1_ddr2", "dsi1_ddr";
-
- pitouchscreen: panel@0 {
- compatible = "raspberrypi,touchscreen";
- reg = <0>;
-
- <...>
- };
-};
-
-vec: vec@7e806000 {
- compatible = "brcm,bcm2835-vec";
- reg = <0x7e806000 0x1000>;
- clocks = <&clocks BCM2835_CLOCK_VEC>;
- interrupts = <2 27>;
-};
-
-v3d: v3d@7ec00000 {
- compatible = "brcm,bcm2835-v3d";
- reg = <0x7ec00000 0x1000>;
- interrupts = <1 10>;
-};
-
-vc4: gpu {
- compatible = "brcm,bcm2835-vc4";
-};
-
-panel: panel {
- compatible = "ontat,yx700wv03", "simple-panel";
-
- port {
- panel_in: endpoint {
- remote-endpoint = <&dpi_out>;
- };
- };
-};
diff --git a/dts/Bindings/display/brcm,bcm2835-dpi.yaml b/dts/Bindings/display/brcm,bcm2835-dpi.yaml
new file mode 100644
index 0000000000..5c1024bbc1
--- /dev/null
+++ b/dts/Bindings/display/brcm,bcm2835-dpi.yaml
@@ -0,0 +1,62 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/brcm,bcm2835-dpi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom VC4 (VideoCore4) DPI Controller
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+
+properties:
+ compatible:
+ const: brcm,bcm2835-dpi
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ items:
+ - description: The core clock the unit runs on
+ - description: The pixel clock that feeds the pixelvalve
+
+ clock-names:
+ items:
+ - const: core
+ - const: pixel
+
+ port:
+ type: object
+ description: >
+ Port node with a single endpoint connecting to the panel, as
+ defined in Documentation/devicetree/bindings/media/video-interfaces.txt.
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - port
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/bcm2835.h>
+
+ dpi: dpi@7e208000 {
+ compatible = "brcm,bcm2835-dpi";
+ reg = <0x7e208000 0x8c>;
+ clocks = <&clocks BCM2835_CLOCK_VPU>,
+ <&clocks BCM2835_CLOCK_DPI>;
+ clock-names = "core", "pixel";
+
+ port {
+ dpi_out: endpoint {
+ remote-endpoint = <&panel_in>;
+ };
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/brcm,bcm2835-dsi0.yaml b/dts/Bindings/display/brcm,bcm2835-dsi0.yaml
new file mode 100644
index 0000000000..3c643b227a
--- /dev/null
+++ b/dts/Bindings/display/brcm,bcm2835-dsi0.yaml
@@ -0,0 +1,84 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/brcm,bcm2835-dsi0.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom VC4 (VideoCore4) DSI Controller
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+
+properties:
+ "#clock-cells":
+ const: 1
+
+ compatible:
+ enum:
+ - brcm,bcm2835-dsi0
+ - brcm,bcm2835-dsi1
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ items:
+ - description: The DSI PLL clock feeding the DSI analog PHY
+ - description: The DSI ESC clock
+ - description: The DSI pixel clock
+
+ clock-names:
+ items:
+ - const: phy
+ - const: escape
+ - const: pixel
+
+ clock-output-names: true
+ # FIXME: The meta-schemas don't seem to allow it for now
+ # items:
+ # - description: The DSI byte clock for the PHY
+ # - description: The DSI DDR2 clock
+ # - description: The DSI DDR clock
+
+ interrupts:
+ maxItems: 1
+
+required:
+ - "#clock-cells"
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - clock-output-names
+ - interrupts
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/bcm2835.h>
+
+ dsi1: dsi@7e700000 {
+ compatible = "brcm,bcm2835-dsi1";
+ reg = <0x7e700000 0x8c>;
+ interrupts = <2 12>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ #clock-cells = <1>;
+
+ clocks = <&clocks BCM2835_PLLD_DSI1>,
+ <&clocks BCM2835_CLOCK_DSI1E>,
+ <&clocks BCM2835_CLOCK_DSI1P>;
+ clock-names = "phy", "escape", "pixel";
+
+ clock-output-names = "dsi1_byte", "dsi1_ddr2", "dsi1_ddr";
+
+ pitouchscreen: panel@0 {
+ compatible = "raspberrypi,touchscreen";
+ reg = <0>;
+
+ /* ... */
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/brcm,bcm2835-hdmi.yaml b/dts/Bindings/display/brcm,bcm2835-hdmi.yaml
new file mode 100644
index 0000000000..f54b4e4808
--- /dev/null
+++ b/dts/Bindings/display/brcm,bcm2835-hdmi.yaml
@@ -0,0 +1,79 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/brcm,bcm2835-hdmi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom VC4 (VideoCore4) HDMI Controller
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+
+properties:
+ compatible:
+ const: brcm,bcm2835-hdmi
+
+ reg:
+ items:
+ - description: HDMI register range
+ - description: HD register range
+
+ interrupts:
+ minItems: 2
+
+ clocks:
+ items:
+ - description: The pixel clock
+ - description: The HDMI state machine clock
+
+ clock-names:
+ items:
+ - const: pixel
+ - const: hdmi
+
+ ddc:
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description: >
+ Phandle of the I2C controller used for DDC EDID probing
+
+ hpd-gpios:
+ description: >
+ The GPIO pin for the HDMI hotplug detect (if it doesn't appear
+ as an interrupt/status bit in the HDMI controller itself)
+
+ dmas:
+ maxItems: 1
+ description: >
+ Should contain one entry pointing to the DMA channel used to
+ transfer audio data.
+
+ dma-names:
+ const: audio-rx
+
+required:
+ - compatible
+ - reg
+ - interrupts
+ - clocks
+ - ddc
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/bcm2835.h>
+ #include <dt-bindings/gpio/gpio.h>
+
+ hdmi: hdmi@7e902000 {
+ compatible = "brcm,bcm2835-hdmi";
+ reg = <0x7e902000 0x600>,
+ <0x7e808000 0x100>;
+ interrupts = <2 8>, <2 9>;
+ ddc = <&i2c2>;
+ hpd-gpios = <&gpio 46 GPIO_ACTIVE_HIGH>;
+ clocks = <&clocks BCM2835_PLLH_PIX>,
+ <&clocks BCM2835_CLOCK_HSM>;
+ clock-names = "pixel", "hdmi";
+ };
+
+...
diff --git a/dts/Bindings/display/brcm,bcm2835-hvs.yaml b/dts/Bindings/display/brcm,bcm2835-hvs.yaml
new file mode 100644
index 0000000000..02410f8d6d
--- /dev/null
+++ b/dts/Bindings/display/brcm,bcm2835-hvs.yaml
@@ -0,0 +1,37 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/brcm,bcm2835-hvs.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom VC4 (VideoCore4) Hardware Video Scaler
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+
+properties:
+ compatible:
+ const: brcm,bcm2835-hvs
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - interrupts
+
+additionalProperties: false
+
+examples:
+ - |
+ hvs@7e400000 {
+ compatible = "brcm,bcm2835-hvs";
+ reg = <0x7e400000 0x6000>;
+ interrupts = <2 1>;
+ };
+
+...
diff --git a/dts/Bindings/display/brcm,bcm2835-pixelvalve0.yaml b/dts/Bindings/display/brcm,bcm2835-pixelvalve0.yaml
new file mode 100644
index 0000000000..e60791db1f
--- /dev/null
+++ b/dts/Bindings/display/brcm,bcm2835-pixelvalve0.yaml
@@ -0,0 +1,40 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/brcm,bcm2835-pixelvalve0.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom VC4 (VideoCore4) PixelValve
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+
+properties:
+ compatible:
+ enum:
+ - brcm,bcm2835-pixelvalve0
+ - brcm,bcm2835-pixelvalve1
+ - brcm,bcm2835-pixelvalve2
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - interrupts
+
+additionalProperties: false
+
+examples:
+ - |
+ pixelvalve@7e807000 {
+ compatible = "brcm,bcm2835-pixelvalve2";
+ reg = <0x7e807000 0x100>;
+ interrupts = <2 10>; /* pixelvalve */
+ };
+
+...
diff --git a/dts/Bindings/display/brcm,bcm2835-txp.yaml b/dts/Bindings/display/brcm,bcm2835-txp.yaml
new file mode 100644
index 0000000000..bb186197e4
--- /dev/null
+++ b/dts/Bindings/display/brcm,bcm2835-txp.yaml
@@ -0,0 +1,37 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/brcm,bcm2835-txp.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom VC4 (VideoCore4) TXP (writeback) Controller
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+
+properties:
+ compatible:
+ const: brcm,bcm2835-txp
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - interrupts
+
+additionalProperties: false
+
+examples:
+ - |
+ txp: txp@7e004000 {
+ compatible = "brcm,bcm2835-txp";
+ reg = <0x7e004000 0x20>;
+ interrupts = <1 11>;
+ };
+
+...
diff --git a/dts/Bindings/display/brcm,bcm2835-v3d.yaml b/dts/Bindings/display/brcm,bcm2835-v3d.yaml
new file mode 100644
index 0000000000..8a73780f57
--- /dev/null
+++ b/dts/Bindings/display/brcm,bcm2835-v3d.yaml
@@ -0,0 +1,42 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/brcm,bcm2835-v3d.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom VC4 (VideoCore4) V3D GPU
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+
+properties:
+ compatible:
+ enum:
+ - brcm,bcm2835-v3d
+ - brcm,cygnus-v3d
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - interrupts
+
+additionalProperties: false
+
+examples:
+ - |
+ v3d: v3d@7ec00000 {
+ compatible = "brcm,bcm2835-v3d";
+ reg = <0x7ec00000 0x1000>;
+ interrupts = <1 10>;
+ };
+
+...
diff --git a/dts/Bindings/display/brcm,bcm2835-vc4.yaml b/dts/Bindings/display/brcm,bcm2835-vc4.yaml
new file mode 100644
index 0000000000..0dcf0c3973
--- /dev/null
+++ b/dts/Bindings/display/brcm,bcm2835-vc4.yaml
@@ -0,0 +1,34 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/brcm,bcm2835-vc4.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom VC4 (VideoCore4) GPU
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+
+description: >
+ The VC4 device present on the Raspberry Pi includes a display system
+ with HDMI output and the HVS (Hardware Video Scaler) for compositing
+ display planes.
+
+properties:
+ compatible:
+ enum:
+ - brcm,bcm2835-vc4
+ - brcm,cygnus-vc4
+
+required:
+ - compatible
+
+additionalProperties: false
+
+examples:
+ - |
+ vc4: gpu {
+ compatible = "brcm,bcm2835-vc4";
+ };
+
+...
diff --git a/dts/Bindings/display/brcm,bcm2835-vec.yaml b/dts/Bindings/display/brcm,bcm2835-vec.yaml
new file mode 100644
index 0000000000..d900cc57b4
--- /dev/null
+++ b/dts/Bindings/display/brcm,bcm2835-vec.yaml
@@ -0,0 +1,44 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/brcm,bcm2835-vec.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Broadcom VC4 (VideoCore4) VEC
+
+maintainers:
+ - Eric Anholt <eric@anholt.net>
+
+properties:
+ compatible:
+ const: brcm,bcm2835-vec
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - interrupts
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/bcm2835.h>
+
+ vec: vec@7e806000 {
+ compatible = "brcm,bcm2835-vec";
+ reg = <0x7e806000 0x1000>;
+ clocks = <&clocks BCM2835_CLOCK_VEC>;
+ interrupts = <2 27>;
+ };
+
+...
diff --git a/dts/Bindings/display/bridge/nwl-dsi.yaml b/dts/Bindings/display/bridge/nwl-dsi.yaml
index 8aff2d68fc..04099f5bea 100644
--- a/dts/Bindings/display/bridge/nwl-dsi.yaml
+++ b/dts/Bindings/display/bridge/nwl-dsi.yaml
@@ -162,13 +162,13 @@ required:
additionalProperties: false
examples:
- - |
+ - |
+ #include <dt-bindings/clock/imx8mq-clock.h>
+ #include <dt-bindings/gpio/gpio.h>
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+ #include <dt-bindings/reset/imx8mq-reset.h>
- #include <dt-bindings/clock/imx8mq-clock.h>
- #include <dt-bindings/interrupt-controller/arm-gic.h>
- #include <dt-bindings/reset/imx8mq-reset.h>
-
- mipi_dsi: mipi_dsi@30a00000 {
+ mipi_dsi: mipi_dsi@30a00000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "fsl,imx8mq-nwl-dsi";
@@ -191,12 +191,12 @@ examples:
phy-names = "dphy";
panel@0 {
- #address-cells = <1>;
- #size-cells = <0>;
compatible = "rocktech,jh057n00900";
reg = <0>;
- port@0 {
- reg = <0>;
+ vcc-supply = <&reg_2v8_p>;
+ iovcc-supply = <&reg_1v8_p>;
+ reset-gpios = <&gpio3 13 GPIO_ACTIVE_LOW>;
+ port {
panel_in: endpoint {
remote-endpoint = <&mipi_dsi_out>;
};
@@ -223,4 +223,4 @@ examples:
};
};
};
- };
+ };
diff --git a/dts/Bindings/display/bridge/renesas,lvds.txt b/dts/Bindings/display/bridge/renesas,lvds.txt
deleted file mode 100644
index c62ce2494e..0000000000
--- a/dts/Bindings/display/bridge/renesas,lvds.txt
+++ /dev/null
@@ -1,85 +0,0 @@
-Renesas R-Car LVDS Encoder
-==========================
-
-These DT bindings describe the LVDS encoder embedded in the Renesas R-Car
-Gen2, R-Car Gen3 and RZ/G SoCs.
-
-Required properties:
-
-- compatible : Shall contain one of
- - "renesas,r8a7743-lvds" for R8A7743 (RZ/G1M) compatible LVDS encoders
- - "renesas,r8a7744-lvds" for R8A7744 (RZ/G1N) compatible LVDS encoders
- - "renesas,r8a774a1-lvds" for R8A774A1 (RZ/G2M) compatible LVDS encoders
- - "renesas,r8a774b1-lvds" for R8A774B1 (RZ/G2N) compatible LVDS encoders
- - "renesas,r8a774c0-lvds" for R8A774C0 (RZ/G2E) compatible LVDS encoders
- - "renesas,r8a7790-lvds" for R8A7790 (R-Car H2) compatible LVDS encoders
- - "renesas,r8a7791-lvds" for R8A7791 (R-Car M2-W) compatible LVDS encoders
- - "renesas,r8a7793-lvds" for R8A7793 (R-Car M2-N) compatible LVDS encoders
- - "renesas,r8a7795-lvds" for R8A7795 (R-Car H3) compatible LVDS encoders
- - "renesas,r8a7796-lvds" for R8A7796 (R-Car M3-W) compatible LVDS encoders
- - "renesas,r8a77965-lvds" for R8A77965 (R-Car M3-N) compatible LVDS encoders
- - "renesas,r8a77970-lvds" for R8A77970 (R-Car V3M) compatible LVDS encoders
- - "renesas,r8a77980-lvds" for R8A77980 (R-Car V3H) compatible LVDS encoders
- - "renesas,r8a77990-lvds" for R8A77990 (R-Car E3) compatible LVDS encoders
- - "renesas,r8a77995-lvds" for R8A77995 (R-Car D3) compatible LVDS encoders
-
-- reg: Base address and length for the memory-mapped registers
-- clocks: A list of phandles + clock-specifier pairs, one for each entry in
- the clock-names property.
-- clock-names: Name of the clocks. This property is model-dependent.
- - The functional clock, which mandatory for all models, shall be listed
- first, and shall be named "fck".
- - On R8A77990, R8A77995 and R8A774C0, the LVDS encoder can use the EXTAL or
- DU_DOTCLKINx clocks. Those clocks are optional. When supplied they must be
- named "extal" and "dclkin.x" respectively, with "x" being the DU_DOTCLKIN
- numerical index.
- - When the clocks property only contains the functional clock, the
- clock-names property may be omitted.
-- resets: A phandle + reset specifier for the module reset
-
-Required nodes:
-
-The LVDS encoder has two video ports. Their connections are modelled using the
-OF graph bindings specified in Documentation/devicetree/bindings/graph.txt.
-
-- Video port 0 corresponds to the parallel RGB input
-- Video port 1 corresponds to the LVDS output
-
-Each port shall have a single endpoint.
-
-Optional properties:
-
-- renesas,companion : phandle to the companion LVDS encoder. This property is
- mandatory for the first LVDS encoder on D3 and E3 SoCs, and shall point to
- the second encoder to be used as a companion in dual-link mode. It shall not
- be set for any other LVDS encoder.
-
-
-Example:
-
- lvds0: lvds@feb90000 {
- compatible = "renesas,r8a77990-lvds";
- reg = <0 0xfeb90000 0 0x20>;
- clocks = <&cpg CPG_MOD 727>;
- power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
- resets = <&cpg 727>;
-
- renesas,companion = <&lvds1>;
-
- ports {
- #address-cells = <1>;
- #size-cells = <0>;
-
- port@0 {
- reg = <0>;
- lvds0_in: endpoint {
- remote-endpoint = <&du_out_lvds0>;
- };
- };
- port@1 {
- reg = <1>;
- lvds0_out: endpoint {
- };
- };
- };
- };
diff --git a/dts/Bindings/display/bridge/renesas,lvds.yaml b/dts/Bindings/display/bridge/renesas,lvds.yaml
new file mode 100644
index 0000000000..baaf2a2a6f
--- /dev/null
+++ b/dts/Bindings/display/bridge/renesas,lvds.yaml
@@ -0,0 +1,248 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/renesas,lvds.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Renesas R-Car LVDS Encoder
+
+maintainers:
+ - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
+
+description: |
+ These DT bindings describe the LVDS encoder embedded in the Renesas R-Car
+ Gen2, R-Car Gen3, RZ/G1 and RZ/G2 SoCs.
+
+properties:
+ compatible:
+ enum:
+ - renesas,r8a7743-lvds # for RZ/G1M compatible LVDS encoders
+ - renesas,r8a7744-lvds # for RZ/G1N compatible LVDS encoders
+ - renesas,r8a774a1-lvds # for RZ/G2M compatible LVDS encoders
+ - renesas,r8a774b1-lvds # for RZ/G2N compatible LVDS encoders
+ - renesas,r8a774c0-lvds # for RZ/G2E compatible LVDS encoders
+ - renesas,r8a7790-lvds # for R-Car H2 compatible LVDS encoders
+ - renesas,r8a7791-lvds # for R-Car M2-W compatible LVDS encoders
+ - renesas,r8a7793-lvds # for R-Car M2-N compatible LVDS encoders
+ - renesas,r8a7795-lvds # for R-Car H3 compatible LVDS encoders
+ - renesas,r8a7796-lvds # for R-Car M3-W compatible LVDS encoders
+ - renesas,r8a77965-lvds # for R-Car M3-N compatible LVDS encoders
+ - renesas,r8a77970-lvds # for R-Car V3M compatible LVDS encoders
+ - renesas,r8a77980-lvds # for R-Car V3H compatible LVDS encoders
+ - renesas,r8a77990-lvds # for R-Car E3 compatible LVDS encoders
+ - renesas,r8a77995-lvds # for R-Car D3 compatible LVDS encoders
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 4
+
+ clock-names:
+ minItems: 1
+ maxItems: 4
+
+ resets:
+ maxItems: 1
+
+ ports:
+ type: object
+ description: |
+ This device has two video ports. Their connections are modelled using the
+ OF graph bindings specified in Documentation/devicetree/bindings/graph.txt.
+ Each port shall have a single endpoint.
+
+ properties:
+ '#address-cells':
+ const: 1
+
+ '#size-cells':
+ const: 0
+
+ port@0:
+ type: object
+ description: Parallel RGB input port
+
+ port@1:
+ type: object
+ description: LVDS output port
+
+ required:
+ - port@0
+ - port@1
+
+ additionalProperties: false
+
+ power-domains:
+ maxItems: 1
+
+ renesas,companion:
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description:
+ phandle to the companion LVDS encoder. This property is mandatory
+ for the first LVDS encoder on D3 and E3 SoCs, and shall point to
+ the second encoder to be used as a companion in dual-link mode. It
+ shall not be set for any other LVDS encoder.
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - power-domains
+ - resets
+ - ports
+
+if:
+ properties:
+ compatible:
+ enum:
+ - renesas,r8a774c0-lvds
+ - renesas,r8a77990-lvds
+ - renesas,r8a77995-lvds
+then:
+ properties:
+ clocks:
+ minItems: 1
+ maxItems: 4
+ items:
+ - description: Functional clock
+ - description: EXTAL input clock
+ - description: DU_DOTCLKIN0 input clock
+ - description: DU_DOTCLKIN1 input clock
+
+ clock-names:
+ minItems: 1
+ maxItems: 4
+ items:
+ - const: fck
+ # The LVDS encoder can use the EXTAL or DU_DOTCLKINx clocks.
+ # These clocks are optional.
+ - enum:
+ - extal
+ - dclkin.0
+ - dclkin.1
+ - enum:
+ - extal
+ - dclkin.0
+ - dclkin.1
+ - enum:
+ - extal
+ - dclkin.0
+ - dclkin.1
+
+ required:
+ - clock-names
+
+else:
+ properties:
+ clocks:
+ maxItems: 1
+ items:
+ - description: Functional clock
+
+ clock-names:
+ maxItems: 1
+ items:
+ - const: fck
+
+ renesas,companion: false
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/renesas-cpg-mssr.h>
+ #include <dt-bindings/power/r8a7795-sysc.h>
+
+ lvds@feb90000 {
+ compatible = "renesas,r8a7795-lvds";
+ reg = <0xfeb90000 0x14>;
+ clocks = <&cpg CPG_MOD 727>;
+ power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
+ resets = <&cpg 727>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ lvds_in: endpoint {
+ remote-endpoint = <&du_out_lvds0>;
+ };
+ };
+ port@1 {
+ reg = <1>;
+ lvds_out: endpoint {
+ remote-endpoint = <&panel_in>;
+ };
+ };
+ };
+ };
+
+ - |
+ #include <dt-bindings/clock/renesas-cpg-mssr.h>
+ #include <dt-bindings/power/r8a77990-sysc.h>
+
+ lvds0: lvds@feb90000 {
+ compatible = "renesas,r8a77990-lvds";
+ reg = <0xfeb90000 0x20>;
+ clocks = <&cpg CPG_MOD 727>,
+ <&x13_clk>,
+ <&extal_clk>;
+ clock-names = "fck", "dclkin.0", "extal";
+ power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
+ resets = <&cpg 727>;
+
+ renesas,companion = <&lvds1>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ lvds0_in: endpoint {
+ remote-endpoint = <&du_out_lvds0>;
+ };
+ };
+ port@1 {
+ reg = <1>;
+ lvds0_out: endpoint {
+ remote-endpoint = <&panel_in1>;
+ };
+ };
+ };
+ };
+
+ lvds1: lvds@feb90100 {
+ compatible = "renesas,r8a77990-lvds";
+ reg = <0xfeb90100 0x20>;
+ clocks = <&cpg CPG_MOD 727>,
+ <&x13_clk>,
+ <&extal_clk>;
+ clock-names = "fck", "dclkin.0", "extal";
+ power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
+ resets = <&cpg 726>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ lvds1_in: endpoint {
+ remote-endpoint = <&du_out_lvds1>;
+ };
+ };
+ port@1 {
+ reg = <1>;
+ lvds1_out: endpoint {
+ remote-endpoint = <&panel_in2>;
+ };
+ };
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/bridge/simple-bridge.yaml b/dts/Bindings/display/bridge/simple-bridge.yaml
index 0880cbf217..3ddb35fcf0 100644
--- a/dts/Bindings/display/bridge/simple-bridge.yaml
+++ b/dts/Bindings/display/bridge/simple-bridge.yaml
@@ -18,16 +18,16 @@ properties:
compatible:
oneOf:
- items:
- - enum:
- - ti,ths8134a
- - ti,ths8134b
- - const: ti,ths8134
+ - enum:
+ - ti,ths8134a
+ - ti,ths8134b
+ - const: ti,ths8134
- enum:
- - adi,adv7123
- - dumb-vga-dac
- - ti,opa362
- - ti,ths8134
- - ti,ths8135
+ - adi,adv7123
+ - dumb-vga-dac
+ - ti,opa362
+ - ti,ths8134
+ - ti,ths8135
ports:
type: object
diff --git a/dts/Bindings/display/bridge/ti,sn65dsi86.txt b/dts/Bindings/display/bridge/ti,sn65dsi86.txt
deleted file mode 100644
index 8ec4a7f262..0000000000
--- a/dts/Bindings/display/bridge/ti,sn65dsi86.txt
+++ /dev/null
@@ -1,87 +0,0 @@
-SN65DSI86 DSI to eDP bridge chip
---------------------------------
-
-This is the binding for Texas Instruments SN65DSI86 bridge.
-http://www.ti.com/general/docs/lit/getliterature.tsp?genericPartNumber=sn65dsi86&fileType=pdf
-
-Required properties:
-- compatible: Must be "ti,sn65dsi86"
-- reg: i2c address of the chip, 0x2d as per datasheet
-- enable-gpios: gpio specification for bridge_en pin (active high)
-
-- vccio-supply: A 1.8V supply that powers up the digital IOs.
-- vpll-supply: A 1.8V supply that powers up the displayport PLL.
-- vcca-supply: A 1.2V supply that powers up the analog circuits.
-- vcc-supply: A 1.2V supply that powers up the digital core.
-
-Optional properties:
-- interrupts-extended: Specifier for the SN65DSI86 interrupt line.
-
-- gpio-controller: Marks the device has a GPIO controller.
-- #gpio-cells : Should be two. The first cell is the pin number and
- the second cell is used to specify flags.
- See ../../gpio/gpio.txt for more information.
-- #pwm-cells : Should be one. See ../../pwm/pwm.yaml for description of
- the cell formats.
-
-- clock-names: should be "refclk"
-- clocks: Specification for input reference clock. The reference
- clock rate must be 12 MHz, 19.2 MHz, 26 MHz, 27 MHz or 38.4 MHz.
-
-- data-lanes: See ../../media/video-interface.txt
-- lane-polarities: See ../../media/video-interface.txt
-
-- suspend-gpios: specification for GPIO1 pin on bridge (active low)
-
-Required nodes:
-This device has two video ports. Their connections are modelled using the
-OF graph bindings specified in Documentation/devicetree/bindings/graph.txt.
-
-- Video port 0 for DSI input
-- Video port 1 for eDP output
-
-Example
--------
-
-edp-bridge@2d {
- compatible = "ti,sn65dsi86";
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <0x2d>;
-
- enable-gpios = <&msmgpio 33 GPIO_ACTIVE_HIGH>;
- suspend-gpios = <&msmgpio 34 GPIO_ACTIVE_LOW>;
-
- interrupts-extended = <&gpio3 4 IRQ_TYPE_EDGE_FALLING>;
-
- vccio-supply = <&pm8916_l17>;
- vcca-supply = <&pm8916_l6>;
- vpll-supply = <&pm8916_l17>;
- vcc-supply = <&pm8916_l6>;
-
- clock-names = "refclk";
- clocks = <&input_refclk>;
-
- ports {
- #address-cells = <1>;
- #size-cells = <0>;
-
- port@0 {
- reg = <0>;
-
- edp_bridge_in: endpoint {
- remote-endpoint = <&dsi_out>;
- };
- };
-
- port@1 {
- reg = <1>;
-
- edp_bridge_out: endpoint {
- data-lanes = <2 1 3 0>;
- lane-polarities = <0 1 0 1>;
- remote-endpoint = <&edp_panel_in>;
- };
- };
- };
-}
diff --git a/dts/Bindings/display/bridge/ti,sn65dsi86.yaml b/dts/Bindings/display/bridge/ti,sn65dsi86.yaml
new file mode 100644
index 0000000000..f8622bd0f6
--- /dev/null
+++ b/dts/Bindings/display/bridge/ti,sn65dsi86.yaml
@@ -0,0 +1,293 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/ti,sn65dsi86.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: SN65DSI86 DSI to eDP bridge chip
+
+maintainers:
+ - Sandeep Panda <spanda@codeaurora.org>
+
+description: |
+ The Texas Instruments SN65DSI86 bridge takes MIPI DSI in and outputs eDP.
+ https://www.ti.com/general/docs/lit/getliterature.tsp?genericPartNumber=sn65dsi86&fileType=pdf
+
+properties:
+ compatible:
+ const: ti,sn65dsi86
+
+ reg:
+ const: 0x2d
+
+ enable-gpios:
+ maxItems: 1
+ description: GPIO specifier for bridge_en pin (active high).
+
+ suspend-gpios:
+ maxItems: 1
+ description: GPIO specifier for GPIO1 pin on bridge (active low).
+
+ no-hpd:
+ type: boolean
+ description:
+ Set if the HPD line on the bridge isn't hooked up to anything or is
+ otherwise unusable.
+
+ vccio-supply:
+ description: A 1.8V supply that powers the digital IOs.
+
+ vpll-supply:
+ description: A 1.8V supply that powers the DisplayPort PLL.
+
+ vcca-supply:
+ description: A 1.2V supply that powers the analog circuits.
+
+ vcc-supply:
+ description: A 1.2V supply that powers the digital core.
+
+ interrupts:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+ description:
+ Clock specifier for input reference clock. The reference clock rate must
+ be 12 MHz, 19.2 MHz, 26 MHz, 27 MHz or 38.4 MHz.
+
+ clock-names:
+ const: refclk
+
+ gpio-controller: true
+ '#gpio-cells':
+ const: 2
+ description:
+ First cell is pin number, second cell is flags. GPIO pin numbers are
+ 1-based to match the datasheet. See ../../gpio/gpio.txt for more
+ information.
+
+ '#pwm-cells':
+ const: 1
+ description: See ../../pwm/pwm.yaml for description of the cell formats.
+
+ ports:
+ type: object
+ additionalProperties: false
+
+ properties:
+ "#address-cells":
+ const: 1
+
+ "#size-cells":
+ const: 0
+
+ port@0:
+ type: object
+ additionalProperties: false
+
+ description:
+ Video port for MIPI DSI input
+
+ properties:
+ reg:
+ const: 0
+
+ endpoint:
+ type: object
+ additionalProperties: false
+ properties:
+ remote-endpoint: true
+
+ required:
+ - reg
+
+ port@1:
+ type: object
+ additionalProperties: false
+
+ description:
+ Video port for eDP output (panel or connector).
+
+ properties:
+ reg:
+ const: 1
+
+ endpoint:
+ type: object
+ additionalProperties: false
+
+ properties:
+ remote-endpoint: true
+
+ data-lanes:
+ oneOf:
+ - minItems: 1
+ maxItems: 1
+ uniqueItems: true
+ items:
+ enum:
+ - 0
+ - 1
+ description:
+ If you have 1 logical lane the bridge supports routing
+ to either port 0 or port 1. Port 0 is suggested.
+ See ../../media/video-interface.txt for details.
+
+ - minItems: 2
+ maxItems: 2
+ uniqueItems: true
+ items:
+ enum:
+ - 0
+ - 1
+ description:
+ If you have 2 logical lanes the bridge supports
+ reordering but only on physical ports 0 and 1.
+ See ../../media/video-interface.txt for details.
+
+ - minItems: 4
+ maxItems: 4
+ uniqueItems: true
+ items:
+ enum:
+ - 0
+ - 1
+ - 2
+ - 3
+ description:
+ If you have 4 logical lanes the bridge supports
+ reordering in any way.
+ See ../../media/video-interface.txt for details.
+
+ lane-polarities:
+ minItems: 1
+ maxItems: 4
+ items:
+ enum:
+ - 0
+ - 1
+ description: See ../../media/video-interface.txt
+
+ dependencies:
+ lane-polarities: [data-lanes]
+
+ required:
+ - reg
+
+ required:
+ - "#address-cells"
+ - "#size-cells"
+ - port@0
+ - port@1
+
+required:
+ - compatible
+ - reg
+ - enable-gpios
+ - vccio-supply
+ - vpll-supply
+ - vcca-supply
+ - vcc-supply
+ - ports
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/qcom,rpmh.h>
+ #include <dt-bindings/gpio/gpio.h>
+ #include <dt-bindings/interrupt-controller/irq.h>
+
+ i2c {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ bridge@2d {
+ compatible = "ti,sn65dsi86";
+ reg = <0x2d>;
+
+ interrupt-parent = <&tlmm>;
+ interrupts = <10 IRQ_TYPE_LEVEL_HIGH>;
+
+ enable-gpios = <&tlmm 102 GPIO_ACTIVE_HIGH>;
+
+ vpll-supply = <&src_pp1800_s4a>;
+ vccio-supply = <&src_pp1800_s4a>;
+ vcca-supply = <&src_pp1200_l2a>;
+ vcc-supply = <&src_pp1200_l2a>;
+
+ clocks = <&rpmhcc RPMH_LN_BB_CLK2>;
+ clock-names = "refclk";
+
+ no-hpd;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ endpoint {
+ remote-endpoint = <&dsi0_out>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+ endpoint {
+ remote-endpoint = <&panel_in_edp>;
+ };
+ };
+ };
+ };
+ };
+ - |
+ #include <dt-bindings/clock/qcom,rpmh.h>
+ #include <dt-bindings/gpio/gpio.h>
+ #include <dt-bindings/interrupt-controller/irq.h>
+
+ i2c {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ bridge@2d {
+ compatible = "ti,sn65dsi86";
+ reg = <0x2d>;
+
+ enable-gpios = <&msmgpio 33 GPIO_ACTIVE_HIGH>;
+ suspend-gpios = <&msmgpio 34 GPIO_ACTIVE_LOW>;
+
+ interrupts-extended = <&gpio3 4 IRQ_TYPE_EDGE_FALLING>;
+
+ vccio-supply = <&pm8916_l17>;
+ vcca-supply = <&pm8916_l6>;
+ vpll-supply = <&pm8916_l17>;
+ vcc-supply = <&pm8916_l6>;
+
+ clock-names = "refclk";
+ clocks = <&input_refclk>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+
+ edp_bridge_in: endpoint {
+ remote-endpoint = <&dsi_out>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+
+ edp_bridge_out: endpoint {
+ data-lanes = <2 1 3 0>;
+ lane-polarities = <0 1 0 1>;
+ remote-endpoint = <&edp_panel_in>;
+ };
+ };
+ };
+ };
+ };
diff --git a/dts/Bindings/display/bridge/ti,tfp410.txt b/dts/Bindings/display/bridge/ti,tfp410.txt
deleted file mode 100644
index 5ff4f64ef8..0000000000
--- a/dts/Bindings/display/bridge/ti,tfp410.txt
+++ /dev/null
@@ -1,66 +0,0 @@
-TFP410 DPI to DVI encoder
-=========================
-
-Required properties:
-- compatible: "ti,tfp410"
-
-Optional properties:
-- powerdown-gpios: power-down gpio
-- reg: I2C address. If and only if present the device node should be placed
- into the I2C controller node where the TFP410 I2C is connected to.
-- ti,deskew: data de-skew in 350ps increments, from -4 to +3, as configured
- through th DK[3:1] pins. This property shall be present only if the TFP410
- is not connected through I2C.
-
-Required nodes:
-
-This device has two video ports. Their connections are modeled using the OF
-graph bindings specified in [1]. Each port node shall have a single endpoint.
-
-- Port 0 is the DPI input port. Its endpoint subnode shall contain a
- pclk-sample and bus-width property and a remote-endpoint property as specified
- in [1].
- - If pclk-sample is not defined, pclk-sample = 0 should be assumed for
- backward compatibility.
- - If bus-width is not defined then bus-width = 24 should be assumed for
- backward compatibility.
- bus-width = 24: 24 data lines are connected and single-edge mode
- bus-width = 12: 12 data lines are connected and dual-edge mode
-
-- Port 1 is the DVI output port. Its endpoint subnode shall contain a
- remote-endpoint property is specified in [1].
-
-[1] Documentation/devicetree/bindings/media/video-interfaces.txt
-
-
-Example
--------
-
-tfp410: encoder@0 {
- compatible = "ti,tfp410";
- powerdown-gpios = <&twl_gpio 2 GPIO_ACTIVE_LOW>;
- ti,deskew = <4>;
-
- ports {
- #address-cells = <1>;
- #size-cells = <0>;
-
- port@0 {
- reg = <0>;
-
- tfp410_in: endpoint@0 {
- pclk-sample = <1>;
- bus-width = <24>;
- remote-endpoint = <&dpi_out>;
- };
- };
-
- port@1 {
- reg = <1>;
-
- tfp410_out: endpoint@0 {
- remote-endpoint = <&dvi_connector_in>;
- };
- };
- };
-};
diff --git a/dts/Bindings/display/bridge/ti,tfp410.yaml b/dts/Bindings/display/bridge/ti,tfp410.yaml
new file mode 100644
index 0000000000..605831c1e8
--- /dev/null
+++ b/dts/Bindings/display/bridge/ti,tfp410.yaml
@@ -0,0 +1,131 @@
+# SPDX-License-Identifier: GPL-2.0-only
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/ti,tfp410.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: TFP410 DPI to DVI encoder
+
+maintainers:
+ - Tomi Valkeinen <tomi.valkeinen@ti.com>
+ - Jyri Sarha <jsarha@ti.com>
+
+properties:
+ compatible:
+ const: ti,tfp410
+
+ reg:
+ description: I2C address of the device.
+ maxItems: 1
+
+ powerdown-gpios:
+ maxItems: 1
+
+ ti,deskew:
+ description:
+ Data de-skew value in 350ps increments, from 0 to 7, as configured
+ through the DK[3:1] pins. The de-skew multiplier is computed as
+ (DK[3:1] - 4), so it ranges from -4 to 3.
+ $ref: /schemas/types.yaml#/definitions/uint32
+ minimum: 0
+ maximum: 7
+
+ ports:
+ description:
+ A node containing input and output port nodes with endpoint
+ definitions as documented in
+ Documentation/devicetree/bindings/media/video-interfaces.txt
+ type: object
+
+ properties:
+ port@0:
+ description: DPI input port.
+ type: object
+
+ properties:
+ reg:
+ const: 0
+
+ endpoint:
+ type: object
+
+ properties:
+ pclk-sample:
+ description:
+ Endpoint sampling edge.
+ enum:
+ - 0 # Falling edge
+ - 1 # Rising edge
+ default: 0
+
+ bus-width:
+ description:
+ Endpoint bus width.
+ enum:
+ - 12 # 12 data lines connected and dual-edge mode
+ - 24 # 24 data lines connected and single-edge mode
+ default: 24
+
+ port@1:
+ description: DVI output port.
+ type: object
+
+ properties:
+ reg:
+ const: 1
+
+ endpoint:
+ type: object
+
+ required:
+ - port@0
+ - port@1
+
+required:
+ - compatible
+ - ports
+
+if:
+ required:
+ - reg
+then:
+ properties:
+ ti,deskew: false
+else:
+ required:
+ - ti,deskew
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/gpio/gpio.h>
+
+ tfp410: encoder {
+ compatible = "ti,tfp410";
+ powerdown-gpios = <&twl_gpio 2 GPIO_ACTIVE_LOW>;
+ ti,deskew = <3>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ tfp410_in: endpoint {
+ pclk-sample = <1>;
+ bus-width = <24>;
+ remote-endpoint = <&dpi_out>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+ tfp410_out: endpoint {
+ remote-endpoint = <&dvi_connector_in>;
+ };
+ };
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/connector/analog-tv-connector.txt b/dts/Bindings/display/connector/analog-tv-connector.txt
deleted file mode 100644
index 883bcb2604..0000000000
--- a/dts/Bindings/display/connector/analog-tv-connector.txt
+++ /dev/null
@@ -1,31 +0,0 @@
-Analog TV Connector
-===================
-
-Required properties:
-- compatible: "composite-video-connector" or "svideo-connector"
-
-Optional properties:
-- label: a symbolic name for the connector
-- sdtv-standards: limit the supported TV standards on a connector to the given
- ones. If not specified all TV standards are allowed.
- Possible TV standards are defined in
- include/dt-bindings/display/sdtv-standards.h.
-
-Required nodes:
-- Video port for TV input
-
-Example
--------
-#include <dt-bindings/display/sdtv-standards.h>
-
-tv: connector {
- compatible = "composite-video-connector";
- label = "tv";
- sdtv-standards = <(SDTV_STD_PAL | SDTV_STD_NTSC)>;
-
- port {
- tv_connector_in: endpoint {
- remote-endpoint = <&venc_out>;
- };
- };
-};
diff --git a/dts/Bindings/display/connector/analog-tv-connector.yaml b/dts/Bindings/display/connector/analog-tv-connector.yaml
new file mode 100644
index 0000000000..eebe88fed9
--- /dev/null
+++ b/dts/Bindings/display/connector/analog-tv-connector.yaml
@@ -0,0 +1,52 @@
+# SPDX-License-Identifier: GPL-2.0-only
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/connector/analog-tv-connector.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Analog TV Connector
+
+maintainers:
+ - Laurent Pinchart <Laurent.pinchart@ideasonboard.com>
+
+properties:
+ compatible:
+ enum:
+ - composite-video-connector
+ - svideo-connector
+
+ label: true
+
+ sdtv-standards:
+ description:
+ Limit the supported TV standards on a connector to the given ones. If
+ not specified all TV standards are allowed. Possible TV standards are
+ defined in include/dt-bindings/display/sdtv-standards.h.
+ $ref: /schemas/types.yaml#/definitions/uint32
+
+ port:
+ description: Connection to controller providing analog TV signals
+
+required:
+ - compatible
+ - port
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/display/sdtv-standards.h>
+
+ connector {
+ compatible = "composite-video-connector";
+ label = "tv";
+ sdtv-standards = <(SDTV_STD_PAL | SDTV_STD_NTSC)>;
+
+ port {
+ tv_connector_in: endpoint {
+ remote-endpoint = <&venc_out>;
+ };
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/connector/dvi-connector.txt b/dts/Bindings/display/connector/dvi-connector.txt
deleted file mode 100644
index 207e42e9eb..0000000000
--- a/dts/Bindings/display/connector/dvi-connector.txt
+++ /dev/null
@@ -1,36 +0,0 @@
-DVI Connector
-==============
-
-Required properties:
-- compatible: "dvi-connector"
-
-Optional properties:
-- label: a symbolic name for the connector
-- ddc-i2c-bus: phandle to the i2c bus that is connected to DVI DDC
-- analog: the connector has DVI analog pins
-- digital: the connector has DVI digital pins
-- dual-link: the connector has pins for DVI dual-link
-- hpd-gpios: HPD GPIO number
-
-Required nodes:
-- Video port for DVI input
-
-Note: One (or both) of 'analog' or 'digital' must be set.
-
-Example
--------
-
-dvi0: connector@0 {
- compatible = "dvi-connector";
- label = "dvi";
-
- digital;
-
- ddc-i2c-bus = <&i2c3>;
-
- port {
- dvi_connector_in: endpoint {
- remote-endpoint = <&tfp410_out>;
- };
- };
-};
diff --git a/dts/Bindings/display/connector/dvi-connector.yaml b/dts/Bindings/display/connector/dvi-connector.yaml
new file mode 100644
index 0000000000..71cb9220fa
--- /dev/null
+++ b/dts/Bindings/display/connector/dvi-connector.yaml
@@ -0,0 +1,70 @@
+# SPDX-License-Identifier: GPL-2.0-only
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/connector/dvi-connector.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: DVI Connector
+
+maintainers:
+ - Laurent Pinchart <Laurent.pinchart@ideasonboard.com>
+
+properties:
+ compatible:
+ const: dvi-connector
+
+ label: true
+
+ hpd-gpios:
+ description: A GPIO line connected to HPD
+ maxItems: 1
+
+ ddc-i2c-bus:
+ description: phandle link to the I2C controller used for DDC EDID probing
+ $ref: /schemas/types.yaml#/definitions/phandle
+
+ analog:
+ type: boolean
+ description: the connector has DVI analog pins
+
+ digital:
+ type: boolean
+ description: the connector has DVI digital pins
+
+ dual-link:
+ type: boolean
+ description: the connector has pins for DVI dual-link
+
+ port:
+ description: Connection to controller providing DVI signals
+
+required:
+ - compatible
+ - port
+
+anyOf:
+ - required:
+ - analog
+ - required:
+ - digital
+
+additionalProperties: false
+
+examples:
+ - |
+ connector {
+ compatible = "dvi-connector";
+ label = "dvi";
+
+ digital;
+
+ ddc-i2c-bus = <&i2c3>;
+
+ port {
+ dvi_connector_in: endpoint {
+ remote-endpoint = <&tfp410_out>;
+ };
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/connector/hdmi-connector.txt b/dts/Bindings/display/connector/hdmi-connector.txt
deleted file mode 100644
index aeb07c4bd7..0000000000
--- a/dts/Bindings/display/connector/hdmi-connector.txt
+++ /dev/null
@@ -1,31 +0,0 @@
-HDMI Connector
-==============
-
-Required properties:
-- compatible: "hdmi-connector"
-- type: the HDMI connector type: "a", "b", "c", "d" or "e"
-
-Optional properties:
-- label: a symbolic name for the connector
-- hpd-gpios: HPD GPIO number
-- ddc-i2c-bus: phandle link to the I2C controller used for DDC EDID probing
-- ddc-en-gpios: signal to enable DDC bus
-
-Required nodes:
-- Video port for HDMI input
-
-Example
--------
-
-hdmi0: connector@1 {
- compatible = "hdmi-connector";
- label = "hdmi";
-
- type = "a";
-
- port {
- hdmi_connector_in: endpoint {
- remote-endpoint = <&tpd12s015_out>;
- };
- };
-};
diff --git a/dts/Bindings/display/connector/hdmi-connector.yaml b/dts/Bindings/display/connector/hdmi-connector.yaml
new file mode 100644
index 0000000000..14d7128af5
--- /dev/null
+++ b/dts/Bindings/display/connector/hdmi-connector.yaml
@@ -0,0 +1,64 @@
+# SPDX-License-Identifier: GPL-2.0-only
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/connector/hdmi-connector.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: HDMI Connector
+
+maintainers:
+ - Laurent Pinchart <Laurent.pinchart@ideasonboard.com>
+
+properties:
+ compatible:
+ const: hdmi-connector
+
+ type:
+ description: The HDMI connector type
+ enum:
+ - a # Standard full size
+ - b # Never deployed?
+ - c # Mini
+ - d # Micro
+ - e # automotive
+
+ label: true
+
+ hpd-gpios:
+ description: A GPIO line connected to HPD
+ maxItems: 1
+
+ ddc-i2c-bus:
+ description: phandle link to the I2C controller used for DDC EDID probing
+ $ref: /schemas/types.yaml#/definitions/phandle
+
+ ddc-en-gpios:
+ description: GPIO signal to enable DDC bus
+ maxItems: 1
+
+ port:
+ description: Connection to controller providing HDMI signals
+
+required:
+ - compatible
+ - port
+ - type
+
+additionalProperties: false
+
+examples:
+ - |
+ connector {
+ compatible = "hdmi-connector";
+ label = "hdmi";
+
+ type = "a";
+
+ port {
+ hdmi_connector_in: endpoint {
+ remote-endpoint = <&tpd12s015_out>;
+ };
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/connector/vga-connector.txt b/dts/Bindings/display/connector/vga-connector.txt
deleted file mode 100644
index c727f298e7..0000000000
--- a/dts/Bindings/display/connector/vga-connector.txt
+++ /dev/null
@@ -1,36 +0,0 @@
-VGA Connector
-=============
-
-Required properties:
-
-- compatible: "vga-connector"
-
-Optional properties:
-
-- label: a symbolic name for the connector corresponding to a hardware label
-- ddc-i2c-bus: phandle to the I2C bus that is connected to VGA DDC
-
-Required nodes:
-
-The VGA connector internal connections are modeled using the OF graph bindings
-specified in Documentation/devicetree/bindings/graph.txt.
-
-The VGA connector has a single port that must be connected to a video source
-port.
-
-
-Example
--------
-
-vga0: connector@0 {
- compatible = "vga-connector";
- label = "vga";
-
- ddc-i2c-bus = <&i2c3>;
-
- port {
- vga_connector_in: endpoint {
- remote-endpoint = <&adv7123_out>;
- };
- };
-};
diff --git a/dts/Bindings/display/connector/vga-connector.yaml b/dts/Bindings/display/connector/vga-connector.yaml
new file mode 100644
index 0000000000..5782c4bb32
--- /dev/null
+++ b/dts/Bindings/display/connector/vga-connector.yaml
@@ -0,0 +1,46 @@
+# SPDX-License-Identifier: GPL-2.0-only
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/connector/vga-connector.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: VGA Connector
+
+maintainers:
+ - Laurent Pinchart <Laurent.pinchart@ideasonboard.com>
+
+properties:
+ compatible:
+ const: vga-connector
+
+ label: true
+
+ ddc-i2c-bus:
+ description: phandle link to the I2C controller used for DDC EDID probing
+ $ref: /schemas/types.yaml#/definitions/phandle
+
+ port:
+ description: Connection to controller providing VGA signals
+
+required:
+ - compatible
+ - port
+
+additionalProperties: false
+
+examples:
+ - |
+ connector {
+ compatible = "vga-connector";
+ label = "vga";
+
+ ddc-i2c-bus = <&i2c3>;
+
+ port {
+ vga_connector_in: endpoint {
+ remote-endpoint = <&adv7123_out>;
+ };
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/dsi-controller.yaml b/dts/Bindings/display/dsi-controller.yaml
index 85b71b1fd2..a02039e3ac 100644
--- a/dts/Bindings/display/dsi-controller.yaml
+++ b/dts/Bindings/display/dsi-controller.yaml
@@ -55,11 +55,11 @@ patternProperties:
clock-master:
type: boolean
description:
- Should be enabled if the host is being used in conjunction with
- another DSI host to drive the same peripheral. Hardware supporting
- such a configuration generally requires the data on both the busses
- to be driven by the same clock. Only the DSI host instance
- controlling this clock should contain this property.
+ Should be enabled if the host is being used in conjunction with
+ another DSI host to drive the same peripheral. Hardware supporting
+ such a configuration generally requires the data on both the busses
+ to be driven by the same clock. Only the DSI host instance
+ controlling this clock should contain this property.
enforce-video-mode:
type: boolean
diff --git a/dts/Bindings/display/ilitek,ili9486.yaml b/dts/Bindings/display/ilitek,ili9486.yaml
index 66e93e5636..aecff34f50 100644
--- a/dts/Bindings/display/ilitek,ili9486.yaml
+++ b/dts/Bindings/display/ilitek,ili9486.yaml
@@ -21,9 +21,9 @@ properties:
items:
- enum:
# Waveshare 3.5" 320x480 Color TFT LCD
- - waveshare,rpi-lcd-35
+ - waveshare,rpi-lcd-35
# Ozzmaker 3.5" 320x480 Color TFT LCD
- - ozzmaker,piscreen
+ - ozzmaker,piscreen
- const: ilitek,ili9486
spi-max-frequency:
diff --git a/dts/Bindings/display/ingenic,ipu.yaml b/dts/Bindings/display/ingenic,ipu.yaml
new file mode 100644
index 0000000000..12064a8e7a
--- /dev/null
+++ b/dts/Bindings/display/ingenic,ipu.yaml
@@ -0,0 +1,65 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/ingenic,ipu.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Ingenic SoCs Image Processing Unit (IPU) devicetree bindings
+
+maintainers:
+ - Paul Cercueil <paul@crapouillou.net>
+
+properties:
+ compatible:
+ oneOf:
+ - enum:
+ - ingenic,jz4725b-ipu
+ - ingenic,jz4760-ipu
+ - items:
+ - const: ingenic,jz4770-ipu
+ - const: ingenic,jz4760-ipu
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ clock-names:
+ const: ipu
+
+patternProperties:
+ "^ports?$":
+ description: OF graph bindings (specified in bindings/graph.txt).
+
+required:
+ - compatible
+ - reg
+ - interrupts
+ - clocks
+ - clock-names
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/jz4770-cgu.h>
+ ipu@13080000 {
+ compatible = "ingenic,jz4770-ipu", "ingenic,jz4760-ipu";
+ reg = <0x13080000 0x800>;
+
+ interrupt-parent = <&intc>;
+ interrupts = <29>;
+
+ clocks = <&cgu JZ4770_CLK_IPU>;
+ clock-names = "ipu";
+
+ port {
+ ipu_ep: endpoint {
+ remote-endpoint = <&lcdc_ep>;
+ };
+ };
+ };
diff --git a/dts/Bindings/display/ingenic,lcd.txt b/dts/Bindings/display/ingenic,lcd.txt
deleted file mode 100644
index 01e3261def..0000000000
--- a/dts/Bindings/display/ingenic,lcd.txt
+++ /dev/null
@@ -1,45 +0,0 @@
-Ingenic JZ47xx LCD driver
-
-Required properties:
-- compatible: one of:
- * ingenic,jz4740-lcd
- * ingenic,jz4725b-lcd
- * ingenic,jz4770-lcd
-- reg: LCD registers location and length
-- clocks: LCD pixclock and device clock specifiers.
- The device clock is only required on the JZ4740.
-- clock-names: "lcd_pclk" and "lcd"
-- interrupts: Specifies the interrupt line the LCD controller is connected to.
-
-Example:
-
-panel {
- compatible = "sharp,ls020b1dd01d";
-
- backlight = <&backlight>;
- power-supply = <&vcc>;
-
- port {
- panel_input: endpoint {
- remote-endpoint = <&panel_output>;
- };
- };
-};
-
-
-lcd: lcd-controller@13050000 {
- compatible = "ingenic,jz4725b-lcd";
- reg = <0x13050000 0x1000>;
-
- interrupt-parent = <&intc>;
- interrupts = <31>;
-
- clocks = <&cgu JZ4725B_CLK_LCD>;
- clock-names = "lcd";
-
- port {
- panel_output: endpoint {
- remote-endpoint = <&panel_input>;
- };
- };
-};
diff --git a/dts/Bindings/display/ingenic,lcd.yaml b/dts/Bindings/display/ingenic,lcd.yaml
new file mode 100644
index 0000000000..768050f30d
--- /dev/null
+++ b/dts/Bindings/display/ingenic,lcd.yaml
@@ -0,0 +1,126 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/ingenic,lcd.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Ingenic SoCs LCD controller devicetree bindings
+
+maintainers:
+ - Paul Cercueil <paul@crapouillou.net>
+
+properties:
+ $nodename:
+ pattern: "^lcd-controller@[0-9a-f]+$"
+
+ compatible:
+ enum:
+ - ingenic,jz4740-lcd
+ - ingenic,jz4725b-lcd
+ - ingenic,jz4770-lcd
+ - ingenic,jz4780-lcd
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+
+ clocks:
+ items:
+ - description: Pixel clock
+ - description: Module clock
+ minItems: 1
+
+ clock-names:
+ items:
+ - const: lcd_pclk
+ - const: lcd
+ minItems: 1
+
+ port:
+ description: OF graph bindings (specified in bindings/graph.txt).
+
+ ports:
+ description: OF graph bindings (specified in bindings/graph.txt).
+ type: object
+ properties:
+ port@0:
+ type: object
+ description: DPI output, to interface with TFT panels.
+
+ port@8:
+ type: object
+ description: Link to the Image Processing Unit (IPU).
+ (See ingenic,ipu.yaml).
+
+ required:
+ - port@0
+
+required:
+ - compatible
+ - reg
+ - interrupts
+ - clocks
+ - clock-names
+
+if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - ingenic,jz4740-lcd
+ - ingenic,jz4780-lcd
+then:
+ properties:
+ clocks:
+ minItems: 2
+ clock-names:
+ minItems: 2
+else:
+ properties:
+ clocks:
+ maxItems: 1
+ clock-names:
+ maxItems: 1
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/jz4740-cgu.h>
+ lcd-controller@13050000 {
+ compatible = "ingenic,jz4740-lcd";
+ reg = <0x13050000 0x1000>;
+
+ interrupt-parent = <&intc>;
+ interrupts = <30>;
+
+ clocks = <&cgu JZ4740_CLK_LCD_PCLK>, <&cgu JZ4740_CLK_LCD>;
+ clock-names = "lcd_pclk", "lcd";
+
+ port {
+ endpoint {
+ remote-endpoint = <&panel_input>;
+ };
+ };
+ };
+
+ - |
+ #include <dt-bindings/clock/jz4725b-cgu.h>
+ lcd-controller@13050000 {
+ compatible = "ingenic,jz4725b-lcd";
+ reg = <0x13050000 0x1000>;
+
+ interrupt-parent = <&intc>;
+ interrupts = <31>;
+
+ clocks = <&cgu JZ4725B_CLK_LCD>;
+ clock-names = "lcd_pclk";
+
+ port {
+ endpoint {
+ remote-endpoint = <&panel_input>;
+ };
+ };
+ };
diff --git a/dts/Bindings/display/msm/dsi.txt b/dts/Bindings/display/msm/dsi.txt
index af95586c89..7884fd7a85 100644
--- a/dts/Bindings/display/msm/dsi.txt
+++ b/dts/Bindings/display/msm/dsi.txt
@@ -87,6 +87,7 @@ Required properties:
* "qcom,dsi-phy-20nm"
* "qcom,dsi-phy-28nm-8960"
* "qcom,dsi-phy-14nm"
+ * "qcom,dsi-phy-14nm-660"
* "qcom,dsi-phy-10nm"
* "qcom,dsi-phy-10nm-8998"
- reg: Physical base address and length of the registers of PLL, PHY. Some
diff --git a/dts/Bindings/display/msm/gmu.yaml b/dts/Bindings/display/msm/gmu.yaml
index 0b8736a938..53056dd025 100644
--- a/dts/Bindings/display/msm/gmu.yaml
+++ b/dts/Bindings/display/msm/gmu.yaml
@@ -38,10 +38,10 @@ properties:
clocks:
items:
- - description: GMU clock
- - description: GPU CX clock
- - description: GPU AXI clock
- - description: GPU MEMNOC clock
+ - description: GMU clock
+ - description: GPU CX clock
+ - description: GPU AXI clock
+ - description: GPU MEMNOC clock
clock-names:
items:
@@ -52,8 +52,8 @@ properties:
interrupts:
items:
- - description: GMU HFI interrupt
- - description: GMU interrupt
+ - description: GMU HFI interrupt
+ - description: GMU interrupt
interrupt-names:
@@ -62,14 +62,14 @@ properties:
- const: gmu
power-domains:
- items:
- - description: CX power domain
- - description: GX power domain
+ items:
+ - description: CX power domain
+ - description: GX power domain
power-domain-names:
- items:
- - const: cx
- - const: gx
+ items:
+ - const: cx
+ - const: gx
iommus:
maxItems: 1
@@ -90,13 +90,13 @@ required:
- operating-points-v2
examples:
- - |
- #include <dt-bindings/clock/qcom,gpucc-sdm845.h>
- #include <dt-bindings/clock/qcom,gcc-sdm845.h>
- #include <dt-bindings/interrupt-controller/irq.h>
- #include <dt-bindings/interrupt-controller/arm-gic.h>
+ - |
+ #include <dt-bindings/clock/qcom,gpucc-sdm845.h>
+ #include <dt-bindings/clock/qcom,gcc-sdm845.h>
+ #include <dt-bindings/interrupt-controller/irq.h>
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
- gmu: gmu@506a000 {
+ gmu: gmu@506a000 {
compatible="qcom,adreno-gmu-630.2", "qcom,adreno-gmu";
reg = <0x506a000 0x30000>,
@@ -120,4 +120,4 @@ examples:
iommus = <&adreno_smmu 5>;
operating-points-v2 = <&gmu_opp_table>;
- };
+ };
diff --git a/dts/Bindings/display/msm/gpu.txt b/dts/Bindings/display/msm/gpu.txt
index fd779cd699..1af0ff102b 100644
--- a/dts/Bindings/display/msm/gpu.txt
+++ b/dts/Bindings/display/msm/gpu.txt
@@ -112,6 +112,34 @@ Example a6xx (with GMU):
interconnects = <&rsc_hlos MASTER_GFX3D &rsc_hlos SLAVE_EBI1>;
interconnect-names = "gfx-mem";
+ gpu_opp_table: opp-table {
+ compatible = "operating-points-v2";
+
+ opp-430000000 {
+ opp-hz = /bits/ 64 <430000000>;
+ opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
+ opp-peak-kBps = <5412000>;
+ };
+
+ opp-355000000 {
+ opp-hz = /bits/ 64 <355000000>;
+ opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
+ opp-peak-kBps = <3072000>;
+ };
+
+ opp-267000000 {
+ opp-hz = /bits/ 64 <267000000>;
+ opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
+ opp-peak-kBps = <3072000>;
+ };
+
+ opp-180000000 {
+ opp-hz = /bits/ 64 <180000000>;
+ opp-level = <RPMH_REGULATOR_LEVEL_MIN_SVS>;
+ opp-peak-kBps = <1804000>;
+ };
+ };
+
qcom,gmu = <&gmu>;
zap-shader {
diff --git a/dts/Bindings/display/panel/asus,z00t-tm5p5-nt35596.yaml b/dts/Bindings/display/panel/asus,z00t-tm5p5-nt35596.yaml
index 083d2b9d0c..75a09df68b 100644
--- a/dts/Bindings/display/panel/asus,z00t-tm5p5-nt35596.yaml
+++ b/dts/Bindings/display/panel/asus,z00t-tm5p5-nt35596.yaml
@@ -24,9 +24,9 @@ properties:
reg: true
reset-gpios: true
vdd-supply:
- description: core voltage supply
+ description: core voltage supply
vddio-supply:
- description: vddio supply
+ description: vddio supply
required:
- compatible
diff --git a/dts/Bindings/display/panel/boe,tv101wum-nl6.yaml b/dts/Bindings/display/panel/boe,tv101wum-nl6.yaml
index 7f5df58510..38bc1d1b51 100644
--- a/dts/Bindings/display/panel/boe,tv101wum-nl6.yaml
+++ b/dts/Bindings/display/panel/boe,tv101wum-nl6.yaml
@@ -48,12 +48,12 @@ properties:
port: true
required:
- - compatible
- - reg
- - enable-gpios
- - pp1800-supply
- - avdd-supply
- - avee-supply
+ - compatible
+ - reg
+ - enable-gpios
+ - pp1800-supply
+ - avdd-supply
+ - avee-supply
additionalProperties: false
diff --git a/dts/Bindings/display/panel/elida,kd35t133.yaml b/dts/Bindings/display/panel/elida,kd35t133.yaml
index aa761f697b..7adb83e2e8 100644
--- a/dts/Bindings/display/panel/elida,kd35t133.yaml
+++ b/dts/Bindings/display/panel/elida,kd35t133.yaml
@@ -19,9 +19,9 @@ properties:
backlight: true
reset-gpios: true
iovcc-supply:
- description: regulator that supplies the iovcc voltage
+ description: regulator that supplies the iovcc voltage
vdd-supply:
- description: regulator that supplies the vdd voltage
+ description: regulator that supplies the vdd voltage
required:
- compatible
diff --git a/dts/Bindings/display/panel/feixin,k101-im2ba02.yaml b/dts/Bindings/display/panel/feixin,k101-im2ba02.yaml
index 927f1eea18..81adb82f06 100644
--- a/dts/Bindings/display/panel/feixin,k101-im2ba02.yaml
+++ b/dts/Bindings/display/panel/feixin,k101-im2ba02.yaml
@@ -19,11 +19,11 @@ properties:
backlight: true
reset-gpios: true
avdd-supply:
- description: regulator that supplies the AVDD voltage
+ description: regulator that supplies the AVDD voltage
dvdd-supply:
- description: regulator that supplies the DVDD voltage
+ description: regulator that supplies the DVDD voltage
cvdd-supply:
- description: regulator that supplies the CVDD voltage
+ description: regulator that supplies the CVDD voltage
required:
- compatible
diff --git a/dts/Bindings/display/panel/ilitek,ili9322.yaml b/dts/Bindings/display/panel/ilitek,ili9322.yaml
index 177d48c5bd..e89c1ea62f 100644
--- a/dts/Bindings/display/panel/ilitek,ili9322.yaml
+++ b/dts/Bindings/display/panel/ilitek,ili9322.yaml
@@ -25,8 +25,7 @@ properties:
compatible:
items:
- enum:
- - dlink,dir-685-panel
-
+ - dlink,dir-685-panel
- const: ilitek,ili9322
reset-gpios: true
diff --git a/dts/Bindings/display/panel/ilitek,ili9881c.yaml b/dts/Bindings/display/panel/ilitek,ili9881c.yaml
index a39332276b..76a9068a85 100644
--- a/dts/Bindings/display/panel/ilitek,ili9881c.yaml
+++ b/dts/Bindings/display/panel/ilitek,ili9881c.yaml
@@ -13,8 +13,7 @@ properties:
compatible:
items:
- enum:
- - bananapi,lhr050h41
-
+ - bananapi,lhr050h41
- const: ilitek,ili9881c
backlight: true
diff --git a/dts/Bindings/display/panel/innolux,p079zca.txt b/dts/Bindings/display/panel/innolux,p079zca.txt
deleted file mode 100644
index 3ab8c7412c..0000000000
--- a/dts/Bindings/display/panel/innolux,p079zca.txt
+++ /dev/null
@@ -1,22 +0,0 @@
-Innolux P079ZCA 7.85" 768x1024 TFT LCD panel
-
-Required properties:
-- compatible: should be "innolux,p079zca"
-- reg: DSI virtual channel of the peripheral
-- power-supply: phandle of the regulator that provides the supply voltage
-- enable-gpios: panel enable gpio
-
-Optional properties:
-- backlight: phandle of the backlight device attached to the panel
-
-Example:
-
- &mipi_dsi {
- panel@0 {
- compatible = "innolux,p079zca";
- reg = <0>;
- power-supply = <...>;
- backlight = <&backlight>;
- enable-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
- };
- };
diff --git a/dts/Bindings/display/panel/leadtek,ltk050h3146w.yaml b/dts/Bindings/display/panel/leadtek,ltk050h3146w.yaml
index a372bdc5bd..3715882b63 100644
--- a/dts/Bindings/display/panel/leadtek,ltk050h3146w.yaml
+++ b/dts/Bindings/display/panel/leadtek,ltk050h3146w.yaml
@@ -21,9 +21,9 @@ properties:
backlight: true
reset-gpios: true
iovcc-supply:
- description: regulator that supplies the iovcc voltage
+ description: regulator that supplies the iovcc voltage
vci-supply:
- description: regulator that supplies the vci voltage
+ description: regulator that supplies the vci voltage
required:
- compatible
diff --git a/dts/Bindings/display/panel/leadtek,ltk500hd1829.yaml b/dts/Bindings/display/panel/leadtek,ltk500hd1829.yaml
index b900973b5f..c5944b4d63 100644
--- a/dts/Bindings/display/panel/leadtek,ltk500hd1829.yaml
+++ b/dts/Bindings/display/panel/leadtek,ltk500hd1829.yaml
@@ -19,9 +19,9 @@ properties:
backlight: true
reset-gpios: true
iovcc-supply:
- description: regulator that supplies the iovcc voltage
+ description: regulator that supplies the iovcc voltage
vcc-supply:
- description: regulator that supplies the vcc voltage
+ description: regulator that supplies the vcc voltage
required:
- compatible
diff --git a/dts/Bindings/display/panel/novatek,nt35510.yaml b/dts/Bindings/display/panel/novatek,nt35510.yaml
index 73d2ff3baa..bc92928c80 100644
--- a/dts/Bindings/display/panel/novatek,nt35510.yaml
+++ b/dts/Bindings/display/panel/novatek,nt35510.yaml
@@ -25,9 +25,9 @@ properties:
reg: true
reset-gpios: true
vdd-supply:
- description: regulator that supplies the vdd voltage
+ description: regulator that supplies the vdd voltage
vddi-supply:
- description: regulator that supplies the vddi voltage
+ description: regulator that supplies the vddi voltage
backlight: true
required:
diff --git a/dts/Bindings/display/panel/panel-dsi-cm.txt b/dts/Bindings/display/panel/panel-dsi-cm.txt
deleted file mode 100644
index dce48eb9db..0000000000
--- a/dts/Bindings/display/panel/panel-dsi-cm.txt
+++ /dev/null
@@ -1,29 +0,0 @@
-Generic MIPI DSI Command Mode Panel
-===================================
-
-Required properties:
-- compatible: "panel-dsi-cm"
-
-Optional properties:
-- label: a symbolic name for the panel
-- reset-gpios: panel reset gpio
-- te-gpios: panel TE gpio
-
-Required nodes:
-- Video port for DSI input
-
-Example
--------
-
-lcd0: display {
- compatible = "tpo,taal", "panel-dsi-cm";
- label = "lcd0";
-
- reset-gpios = <&gpio4 6 GPIO_ACTIVE_HIGH>;
-
- port {
- lcd0_in: endpoint {
- remote-endpoint = <&dsi1_out_ep>;
- };
- };
-};
diff --git a/dts/Bindings/display/panel/panel-dsi-cm.yaml b/dts/Bindings/display/panel/panel-dsi-cm.yaml
new file mode 100644
index 0000000000..4a36aa64c7
--- /dev/null
+++ b/dts/Bindings/display/panel/panel-dsi-cm.yaml
@@ -0,0 +1,86 @@
+# SPDX-License-Identifier: (GPL-2.0-only or BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/panel/panel-dsi-cm.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: DSI command mode panels
+
+maintainers:
+ - Tomi Valkeinen <tomi.valkeinen@ti.com>
+ - Sebastian Reichel <sre@kernel.org>
+
+description: |
+ This binding file is a collection of the DSI panels that
+ are usually driven in command mode. If no backlight is
+ referenced via the optional backlight property, the DSI
+ panel is assumed to have native backlight support.
+ The panel may use an OF graph binding for the association
+ to the display, or it may be a direct child node of the
+ display.
+
+allOf:
+ - $ref: panel-common.yaml#
+
+properties:
+
+ compatible:
+ items:
+ - enum:
+ - motorola,droid4-panel # Panel from Motorola Droid4 phone
+ - nokia,himalaya # Panel from Nokia N950 phone
+ - tpo,taal # Panel from OMAP4 SDP board
+ - const: panel-dsi-cm # Generic DSI command mode panel compatible fallback
+
+ reg:
+ maxItems: 1
+ description: DSI virtual channel
+
+ vddi-supply:
+ description:
+ Display panels require power to be supplied. While several panels need
+ more than one power supply with panel-specific constraints governing the
+ order and timings of the power supplies, in many cases a single power
+ supply is sufficient, either because the panel has a single power rail, or
+ because all its power rails can be driven by the same supply. In that case
+ the vddi-supply property specifies the supply powering the panel as a
+ phandle to a regulator.
+
+ vpnl-supply:
+ description:
+ When the display panel needs a second power supply, this property can be
+ used in addition to vddi-supply. Both supplies will be enabled at the
+ same time before the panel is being accessed.
+
+ width-mm: true
+ height-mm: true
+ label: true
+ rotation: true
+ panel-timing: true
+ port: true
+ reset-gpios: true
+ te-gpios: true
+ backlight: true
+
+additionalProperties: false
+
+required:
+ - compatible
+ - reg
+
+examples:
+ - |
+ #include <dt-bindings/gpio/gpio.h>
+
+ dsi-controller {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ panel@0 {
+ compatible = "tpo,taal", "panel-dsi-cm";
+ reg = <0>;
+ reset-gpios = <&gpio4 6 GPIO_ACTIVE_HIGH>;
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/panel/panel-simple-dsi.yaml b/dts/Bindings/display/panel/panel-simple-dsi.yaml
index 16778ce782..c0dd9fa29f 100644
--- a/dts/Bindings/display/panel/panel-simple-dsi.yaml
+++ b/dts/Bindings/display/panel/panel-simple-dsi.yaml
@@ -33,6 +33,8 @@ properties:
- auo,b080uan01
# Boe Corporation 8.0" WUXGA TFT LCD panel
- boe,tv080wum-nl0
+ # Innolux P079ZCA 7.85" 768x1024 TFT LCD panel
+ - innolux,p079zca
# Kingdisplay KD097D04 9.7" 1536x2048 TFT LCD panel
- kingdisplay,kd097d04
# LG ACX467AKM-7 4.95" 1080×1920 LCD Panel
diff --git a/dts/Bindings/display/panel/panel-simple.yaml b/dts/Bindings/display/panel/panel-simple.yaml
index d6cca14796..6deeeed59e 100644
--- a/dts/Bindings/display/panel/panel-simple.yaml
+++ b/dts/Bindings/display/panel/panel-simple.yaml
@@ -81,6 +81,10 @@ properties:
- boe,nv140fhmn49
# CDTech(H.K.) Electronics Limited 4.3" 480x272 color TFT-LCD panel
- cdtech,s043wq26h-ct7
+ # CDTech(H.K.) Electronics Limited 7" WSVGA (1024x600) TFT LCD Panel
+ - cdtech,s070pws19hp-fc21
+ # CDTech(H.K.) Electronics Limited 7" WVGA (800x480) TFT LCD Panel
+ - cdtech,s070swv29hg-dc44
# CDTech(H.K.) Electronics Limited 7" 800x480 color TFT-LCD panel
- cdtech,s070wv95-ct16
# Chunghwa Picture Tubes Ltd. 7" WXGA TFT LCD panel
@@ -157,6 +161,8 @@ properties:
- innolux,zj070na-01p
# Kaohsiung Opto-Electronics Inc. 5.7" QVGA (320 x 240) TFT LCD panel
- koe,tx14d24vm1bpa
+ # Kaohsiung Opto-Electronics Inc. 10.1" WUXGA (1920 x 1200) LVDS TFT LCD panel
+ - koe,tx26d202vm0bwa
# Kaohsiung Opto-Electronics. TX31D200VM0BAA 12.3" HSXGA LVDS panel
- koe,tx31d200vm0baa
# Kyocera Corporation 12.1" XGA (1024x768) TFT LCD panel
@@ -245,6 +251,8 @@ properties:
- starry,kr122ea0sra
# Tianma Micro-electronics TM070JDHG30 7.0" WXGA TFT LCD panel
- tianma,tm070jdhg30
+ # Tianma Micro-electronics TM070JVHG33 7.0" WXGA TFT LCD panel
+ - tianma,tm070jvhg33
# Tianma Micro-electronics TM070RVHG71 7.0" WXGA TFT LCD panel
- tianma,tm070rvhg71
# Toshiba 8.9" WXGA (1280x768) TFT LCD panel
diff --git a/dts/Bindings/display/panel/panel-timing.yaml b/dts/Bindings/display/panel/panel-timing.yaml
index 182c19cb7f..9bf592dc30 100644
--- a/dts/Bindings/display/panel/panel-timing.yaml
+++ b/dts/Bindings/display/panel/panel-timing.yaml
@@ -59,7 +59,7 @@ description: |
properties:
clock-frequency:
- description: Panel clock in Hz
+ description: Panel clock in Hz
hactive:
$ref: /schemas/types.yaml#/definitions/uint32
@@ -200,15 +200,15 @@ properties:
description: Enable double clock mode
required:
- - clock-frequency
- - hactive
- - vactive
- - hfront-porch
- - hback-porch
- - hsync-len
- - vfront-porch
- - vback-porch
- - vsync-len
+ - clock-frequency
+ - hactive
+ - vactive
+ - hfront-porch
+ - hback-porch
+ - hsync-len
+ - vfront-porch
+ - vback-porch
+ - vsync-len
additionalProperties: false
diff --git a/dts/Bindings/display/panel/raydium,rm68200.yaml b/dts/Bindings/display/panel/raydium,rm68200.yaml
index a35ba16fc0..39477793d2 100644
--- a/dts/Bindings/display/panel/raydium,rm68200.yaml
+++ b/dts/Bindings/display/panel/raydium,rm68200.yaml
@@ -10,8 +10,8 @@ maintainers:
- Philippe CORNU <philippe.cornu@st.com>
description: |
- The Raydium Semiconductor Corporation RM68200 is a 5.5" 720x1280 TFT LCD
- panel connected using a MIPI-DSI video interface.
+ The Raydium Semiconductor Corporation RM68200 is a 5.5" 720x1280 TFT LCD
+ panel connected using a MIPI-DSI video interface.
allOf:
- $ref: panel-common.yaml#
diff --git a/dts/Bindings/display/panel/rocktech,jh057n00900.txt b/dts/Bindings/display/panel/rocktech,jh057n00900.txt
deleted file mode 100644
index a372c5d846..0000000000
--- a/dts/Bindings/display/panel/rocktech,jh057n00900.txt
+++ /dev/null
@@ -1,23 +0,0 @@
-Rocktech jh057n00900 5.5" 720x1440 TFT LCD panel
-
-Required properties:
-- compatible: should be "rocktech,jh057n00900"
-- reg: DSI virtual channel of the peripheral
-- reset-gpios: panel reset gpio
-- backlight: phandle of the backlight device attached to the panel
-- vcc-supply: phandle of the regulator that provides the vcc supply voltage.
-- iovcc-supply: phandle of the regulator that provides the iovcc supply
- voltage.
-
-Example:
-
- &mipi_dsi {
- panel@0 {
- compatible = "rocktech,jh057n00900";
- reg = <0>;
- backlight = <&backlight>;
- reset-gpios = <&gpio3 13 GPIO_ACTIVE_LOW>;
- vcc-supply = <&reg_2v8_p>;
- iovcc-supply = <&reg_1v8_p>;
- };
- };
diff --git a/dts/Bindings/display/panel/rocktech,jh057n00900.yaml b/dts/Bindings/display/panel/rocktech,jh057n00900.yaml
new file mode 100644
index 0000000000..d5733ef309
--- /dev/null
+++ b/dts/Bindings/display/panel/rocktech,jh057n00900.yaml
@@ -0,0 +1,71 @@
+# SPDX-License-Identifier: (GPL-2.0-only or BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/panel/rocktech,jh057n00900.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Rocktech JH057N00900 5.5" 720x1440 TFT LCD panel
+
+maintainers:
+ - Ondrej Jirman <megi@xff.cz>
+
+description: |
+ Rocktech JH057N00900 is a 720x1440 TFT LCD panel
+ connected using a MIPI-DSI video interface.
+
+allOf:
+ - $ref: panel-common.yaml#
+
+properties:
+ compatible:
+ enum:
+ # Rocktech JH057N00900 5.5" 720x1440 TFT LCD panel
+ - rocktech,jh057n00900
+ # Xingbangda XBD599 5.99" 720x1440 TFT LCD panel
+ - xingbangda,xbd599
+
+ port: true
+ reg:
+ maxItems: 1
+ description: DSI virtual channel
+
+ vcc-supply:
+ description: Panel power supply
+
+ iovcc-supply:
+ description: I/O voltage supply
+
+ reset-gpios:
+ description: GPIO used for the reset pin
+ maxItems: 1
+
+ backlight:
+ description: Backlight used by the panel
+ $ref: "/schemas/types.yaml#/definitions/phandle"
+
+required:
+ - compatible
+ - reg
+ - vcc-supply
+ - iovcc-supply
+ - reset-gpios
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/gpio/gpio.h>
+
+ dsi {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ panel@0 {
+ compatible = "rocktech,jh057n00900";
+ reg = <0>;
+ vcc-supply = <&reg_2v8_p>;
+ iovcc-supply = <&reg_1v8_p>;
+ reset-gpios = <&gpio3 13 GPIO_ACTIVE_LOW>;
+ backlight = <&backlight>;
+ };
+ };
+...
diff --git a/dts/Bindings/display/panel/samsung,s6e88a0-ams452ef01.yaml b/dts/Bindings/display/panel/samsung,s6e88a0-ams452ef01.yaml
index 7a685d0428..44ce98f687 100644
--- a/dts/Bindings/display/panel/samsung,s6e88a0-ams452ef01.yaml
+++ b/dts/Bindings/display/panel/samsung,s6e88a0-ams452ef01.yaml
@@ -18,9 +18,9 @@ properties:
reg: true
reset-gpios: true
vdd3-supply:
- description: core voltage supply
+ description: core voltage supply
vci-supply:
- description: voltage supply for analog circuits
+ description: voltage supply for analog circuits
required:
- compatible
diff --git a/dts/Bindings/display/panel/samsung,s6e8aa0.txt b/dts/Bindings/display/panel/samsung,s6e8aa0.txt
deleted file mode 100644
index 9e766c5f86..0000000000
--- a/dts/Bindings/display/panel/samsung,s6e8aa0.txt
+++ /dev/null
@@ -1,56 +0,0 @@
-Samsung S6E8AA0 AMOLED LCD 5.3 inch panel
-
-Required properties:
- - compatible: "samsung,s6e8aa0"
- - reg: the virtual channel number of a DSI peripheral
- - vdd3-supply: core voltage supply
- - vci-supply: voltage supply for analog circuits
- - reset-gpios: a GPIO spec for the reset pin
- - display-timings: timings for the connected panel as described by [1]
-
-Optional properties:
- - power-on-delay: delay after turning regulators on [ms]
- - reset-delay: delay after reset sequence [ms]
- - init-delay: delay after initialization sequence [ms]
- - panel-width-mm: physical panel width [mm]
- - panel-height-mm: physical panel height [mm]
- - flip-horizontal: boolean to flip image horizontally
- - flip-vertical: boolean to flip image vertically
-
-The device node can contain one 'port' child node with one child
-'endpoint' node, according to the bindings defined in [2]. This
-node should describe panel's video bus.
-
-[1]: Documentation/devicetree/bindings/display/panel/display-timing.txt
-[2]: Documentation/devicetree/bindings/media/video-interfaces.txt
-
-Example:
-
- panel {
- compatible = "samsung,s6e8aa0";
- reg = <0>;
- vdd3-supply = <&vcclcd_reg>;
- vci-supply = <&vlcd_reg>;
- reset-gpios = <&gpy4 5 0>;
- power-on-delay= <50>;
- reset-delay = <100>;
- init-delay = <100>;
- panel-width-mm = <58>;
- panel-height-mm = <103>;
- flip-horizontal;
- flip-vertical;
-
- display-timings {
- timing0: timing-0 {
- clock-frequency = <57153600>;
- hactive = <720>;
- vactive = <1280>;
- hfront-porch = <5>;
- hback-porch = <5>;
- hsync-len = <5>;
- vfront-porch = <13>;
- vback-porch = <1>;
- vsync-len = <2>;
- };
- };
- };
diff --git a/dts/Bindings/display/panel/samsung,s6e8aa0.yaml b/dts/Bindings/display/panel/samsung,s6e8aa0.yaml
new file mode 100644
index 0000000000..ca95945155
--- /dev/null
+++ b/dts/Bindings/display/panel/samsung,s6e8aa0.yaml
@@ -0,0 +1,100 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/panel/samsung,s6e8aa0.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Samsung S6E8AA0 AMOLED LCD 5.3 inch panel
+
+maintainers:
+ - Andrzej Hajda <a.hajda@samsung.com>
+
+allOf:
+ - $ref: panel-common.yaml#
+
+properties:
+ compatible:
+ const: samsung,s6e8aa0
+
+ reg: true
+ reset-gpios: true
+ display-timings: true
+
+ vdd3-supply:
+ description: core voltage supply
+
+ vci-supply:
+ description: voltage supply for analog circuits
+
+ power-on-delay:
+ description: delay after turning regulators on [ms]
+ $ref: /schemas/types.yaml#/definitions/uint32
+
+ reset-delay:
+ description: delay after reset sequence [ms]
+ $ref: /schemas/types.yaml#/definitions/uint32
+
+ init-delay:
+ description: delay after initialization sequence [ms]
+
+ panel-width-mm:
+ description: physical panel width [mm]
+
+ panel-height-mm:
+ description: physical panel height [mm]
+
+ flip-horizontal:
+ description: boolean to flip image horizontally
+ type: boolean
+
+ flip-vertical:
+ description: boolean to flip image vertically
+ type: boolean
+
+required:
+ - compatible
+ - reg
+ - vdd3-supply
+ - vci-supply
+ - reset-gpios
+ - display-timings
+
+additionalProperties: false
+
+examples:
+ - |
+ dsi {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ panel@0 {
+ compatible = "samsung,s6e8aa0";
+ reg = <0>;
+ vdd3-supply = <&vcclcd_reg>;
+ vci-supply = <&vlcd_reg>;
+ reset-gpios = <&gpy4 5 0>;
+ power-on-delay= <50>;
+ reset-delay = <100>;
+ init-delay = <100>;
+ panel-width-mm = <58>;
+ panel-height-mm = <103>;
+ flip-horizontal;
+ flip-vertical;
+
+ display-timings {
+ timing0: timing-0 {
+ clock-frequency = <57153600>;
+ hactive = <720>;
+ vactive = <1280>;
+ hfront-porch = <5>;
+ hback-porch = <5>;
+ hsync-len = <5>;
+ vfront-porch = <13>;
+ vback-porch = <1>;
+ vsync-len = <2>;
+ };
+ };
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/panel/sharp,lq101r1sx01.txt b/dts/Bindings/display/panel/sharp,lq101r1sx01.txt
deleted file mode 100644
index f522bb8e47..0000000000
--- a/dts/Bindings/display/panel/sharp,lq101r1sx01.txt
+++ /dev/null
@@ -1,49 +0,0 @@
-Sharp Microelectronics 10.1" WQXGA TFT LCD panel
-
-This panel requires a dual-channel DSI host to operate. It supports two modes:
-- left-right: each channel drives the left or right half of the screen
-- even-odd: each channel drives the even or odd lines of the screen
-
-Each of the DSI channels controls a separate DSI peripheral. The peripheral
-driven by the first link (DSI-LINK1), left or even, is considered the primary
-peripheral and controls the device. The 'link2' property contains a phandle
-to the peripheral driven by the second link (DSI-LINK2, right or odd).
-
-Note that in video mode the DSI-LINK1 interface always provides the left/even
-pixels and DSI-LINK2 always provides the right/odd pixels. In command mode it
-is possible to program either link to drive the left/even or right/odd pixels
-but for the sake of consistency this binding assumes that the same assignment
-is chosen as for video mode.
-
-Required properties:
-- compatible: should be "sharp,lq101r1sx01"
-- reg: DSI virtual channel of the peripheral
-
-Required properties (for DSI-LINK1 only):
-- link2: phandle to the DSI peripheral on the secondary link. Note that the
- presence of this property marks the containing node as DSI-LINK1.
-- power-supply: phandle of the regulator that provides the supply voltage
-
-Optional properties (for DSI-LINK1 only):
-- backlight: phandle of the backlight device attached to the panel
-
-Example:
-
- dsi@54300000 {
- panel: panel@0 {
- compatible = "sharp,lq101r1sx01";
- reg = <0>;
-
- link2 = <&secondary>;
-
- power-supply = <...>;
- backlight = <...>;
- };
- };
-
- dsi@54400000 {
- secondary: panel@0 {
- compatible = "sharp,lq101r1sx01";
- reg = <0>;
- };
- };
diff --git a/dts/Bindings/display/panel/sharp,lq101r1sx01.yaml b/dts/Bindings/display/panel/sharp,lq101r1sx01.yaml
new file mode 100644
index 0000000000..a679d3647d
--- /dev/null
+++ b/dts/Bindings/display/panel/sharp,lq101r1sx01.yaml
@@ -0,0 +1,87 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/panel/sharp,lq101r1sx01.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Sharp Microelectronics 10.1" WQXGA TFT LCD panel
+
+maintainers:
+ - Thierry Reding <treding@nvidia.com>
+
+description: |
+ This panel requires a dual-channel DSI host to operate. It supports two modes:
+ - left-right: each channel drives the left or right half of the screen
+ - even-odd: each channel drives the even or odd lines of the screen
+
+ Each of the DSI channels controls a separate DSI peripheral. The peripheral
+ driven by the first link (DSI-LINK1), left or even, is considered the primary
+ peripheral and controls the device. The 'link2' property contains a phandle
+ to the peripheral driven by the second link (DSI-LINK2, right or odd).
+
+ Note that in video mode the DSI-LINK1 interface always provides the left/even
+ pixels and DSI-LINK2 always provides the right/odd pixels. In command mode it
+ is possible to program either link to drive the left/even or right/odd pixels
+ but for the sake of consistency this binding assumes that the same assignment
+ is chosen as for video mode.
+
+allOf:
+ - $ref: panel-common.yaml#
+
+properties:
+ compatible:
+ const: sharp,lq101r1sx01
+
+ reg: true
+ power-supply: true
+ backlight: true
+
+ link2:
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description: |
+ phandle to the DSI peripheral on the secondary link. Note that the
+ presence of this property marks the containing node as DSI-LINK1
+
+required:
+ - compatible
+ - reg
+
+if:
+ required:
+ - link2
+then:
+ required:
+ - power-supply
+
+additionalProperties: false
+
+examples:
+ - |
+ dsi0: dsi@fd922800 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0xfd922800 0x200>;
+
+ panel: panel@0 {
+ compatible = "sharp,lq101r1sx01";
+ reg = <0>;
+
+ link2 = <&secondary>;
+
+ power-supply = <&power>;
+ backlight = <&backlight>;
+ };
+ };
+
+ dsi1: dsi@fd922a00 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0xfd922a00 0x200>;
+
+ secondary: panel@0 {
+ compatible = "sharp,lq101r1sx01";
+ reg = <0>;
+ };
+ };
+
+...
diff --git a/dts/Bindings/display/panel/visionox,rm69299.yaml b/dts/Bindings/display/panel/visionox,rm69299.yaml
index b36f39f6b2..076b057b4a 100644
--- a/dts/Bindings/display/panel/visionox,rm69299.yaml
+++ b/dts/Bindings/display/panel/visionox,rm69299.yaml
@@ -7,7 +7,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Visionox model RM69299 Panels Device Tree Bindings.
maintainers:
- - Harigovindan P <harigovi@codeaurora.org>
+ - Harigovindan P <harigovi@codeaurora.org>
description: |
This binding is for display panels using a Visionox RM692999 panel.
diff --git a/dts/Bindings/display/simple-framebuffer.yaml b/dts/Bindings/display/simple-framebuffer.yaml
index 1db608c9ee..eaf8c54fcf 100644
--- a/dts/Bindings/display/simple-framebuffer.yaml
+++ b/dts/Bindings/display/simple-framebuffer.yaml
@@ -152,28 +152,28 @@ additionalProperties: false
examples:
- |
- aliases {
- display0 = &lcdc0;
+ / {
+ compatible = "foo";
+ model = "foo";
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ chosen {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ framebuffer0: framebuffer@1d385000 {
+ compatible = "allwinner,simple-framebuffer", "simple-framebuffer";
+ allwinner,pipeline = "de_be0-lcd0";
+ reg = <0x1d385000 3840000>;
+ width = <1600>;
+ height = <1200>;
+ stride = <3200>;
+ format = "r5g6b5";
+ clocks = <&ahb_gates 36>, <&ahb_gates 43>, <&ahb_gates 44>;
+ lcd-supply = <&reg_dc1sw>;
+ display = <&lcdc0>;
+ };
+ };
};
- chosen {
- #address-cells = <1>;
- #size-cells = <1>;
- stdout-path = "display0";
- framebuffer0: framebuffer@1d385000 {
- compatible = "allwinner,simple-framebuffer", "simple-framebuffer";
- allwinner,pipeline = "de_be0-lcd0";
- reg = <0x1d385000 3840000>;
- width = <1600>;
- height = <1200>;
- stride = <3200>;
- format = "r5g6b5";
- clocks = <&ahb_gates 36>, <&ahb_gates 43>, <&ahb_gates 44>;
- lcd-supply = <&reg_dc1sw>;
- display = <&lcdc0>;
- };
- };
-
- lcdc0: lcdc { };
-
...
diff --git a/dts/Bindings/display/st,stm32-dsi.yaml b/dts/Bindings/display/st,stm32-dsi.yaml
index 3be76d15bf..69cc7e8bf1 100644
--- a/dts/Bindings/display/st,stm32-dsi.yaml
+++ b/dts/Bindings/display/st,stm32-dsi.yaml
@@ -45,7 +45,7 @@ properties:
phy-dsi-supply:
description:
- Phandle of the regulator that provides the supply voltage.
+ Phandle of the regulator that provides the supply voltage.
ports:
type: object
@@ -147,4 +147,3 @@ examples:
...
-
diff --git a/dts/Bindings/display/ti/ti,j721e-dss.yaml b/dts/Bindings/display/ti/ti,j721e-dss.yaml
index bbd76591c1..173730d563 100644
--- a/dts/Bindings/display/ti/ti,j721e-dss.yaml
+++ b/dts/Bindings/display/ti/ti,j721e-dss.yaml
@@ -78,7 +78,7 @@ properties:
- const: vp4
interrupts:
- items:
+ items:
- description: common_m DSS Master common
- description: common_s0 DSS Shared common 0
- description: common_s1 DSS Shared common 1
diff --git a/dts/Bindings/display/tilcdc/tilcdc.txt b/dts/Bindings/display/tilcdc/tilcdc.txt
index aac617acb6..8b2a713956 100644
--- a/dts/Bindings/display/tilcdc/tilcdc.txt
+++ b/dts/Bindings/display/tilcdc/tilcdc.txt
@@ -46,7 +46,7 @@ Optional nodes:
crossed and LCD_DATA[0:4] is for Red[3:7] and LCD_DATA[11:15] is
for Blue[3-7]. For more details see section 3.1.1 in AM335x
Silicon Errata:
- http://www.ti.com/general/docs/lit/getliterature.tsp?baseLiteratureNumber=sprz360
+ https://www.ti.com/general/docs/lit/getliterature.tsp?baseLiteratureNumber=sprz360
Example:
diff --git a/dts/Bindings/display/xlnx/xlnx,zynqmp-dpsub.yaml b/dts/Bindings/display/xlnx/xlnx,zynqmp-dpsub.yaml
new file mode 100644
index 0000000000..52a939cade
--- /dev/null
+++ b/dts/Bindings/display/xlnx/xlnx,zynqmp-dpsub.yaml
@@ -0,0 +1,174 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/xlnx/xlnx,zynqmp-dpsub.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Xilinx ZynqMP DisplayPort Subsystem
+
+description: |
+ The DisplayPort subsystem of Xilinx ZynqMP (Zynq UltraScale+ MPSoC)
+ implements the display and audio pipelines based on the DisplayPort v1.2
+ standard. The subsystem includes multiple functional blocks as below:
+
+ +------------------------------------------------------------+
+ +--------+ | +----------------+ +-----------+ |
+ | DPDMA | --->| | --> | Video | Video +-------------+ |
+ | 4x vid | | | | | Rendering | -+--> | | | +------+
+ | 2x aud | | | Audio/Video | --> | Pipeline | | | DisplayPort |---> | PHY0 |
+ +--------+ | | Buffer Manager | +-----------+ | | Source | | +------+
+ | | and STC | +-----------+ | | Controller | | +------+
+ Live Video --->| | --> | Audio | Audio | |---> | PHY1 |
+ | | | | Mixer | --+-> | | | +------+
+ Live Audio --->| | --> | | || +-------------+ |
+ | +----------------+ +-----------+ || |
+ +---------------------------------------||-------------------+
+ vv
+ Blended Video and
+ Mixed Audio to PL
+
+ The Buffer Manager interacts with external interface such as DMA engines or
+ live audio/video streams from the programmable logic. The Video Rendering
+ Pipeline blends the video and graphics layers and performs colorspace
+ conversion. The Audio Mixer mixes the incoming audio streams. The DisplayPort
+ Source Controller handles the DisplayPort protocol and connects to external
+ PHYs.
+
+ The subsystem supports 2 video and 2 audio streams, and various pixel formats
+ and depths up to 4K@30 resolution.
+
+ Please refer to "Zynq UltraScale+ Device Technical Reference Manual"
+ (https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf)
+ for more details.
+
+maintainers:
+ - Laurent Pinchart <laurent.pinchart@ideasonboard.com>
+
+properties:
+ compatible:
+ const: xlnx,zynqmp-dpsub-1.7
+
+ reg:
+ maxItems: 4
+ reg-names:
+ items:
+ - const: dp
+ - const: blend
+ - const: av_buf
+ - const: aud
+
+ interrupts:
+ maxItems: 1
+
+ clocks:
+ description:
+ The APB clock and at least one video clock are mandatory, the audio clock
+ is optional.
+ minItems: 2
+ maxItems: 4
+ items:
+ - description: dp_apb_clk is the APB clock
+ - description: dp_aud_clk is the Audio clock
+ - description:
+ dp_vtc_pixel_clk_in is the non-live video clock (from Processing
+ System)
+ - description:
+ dp_live_video_in_clk is the live video clock (from Programmable
+ Logic)
+ clock-names:
+ oneOf:
+ - minItems: 2
+ maxItems: 3
+ items:
+ - const: dp_apb_clk
+ - enum: [ dp_vtc_pixel_clk_in, dp_live_video_in_clk ]
+ - enum: [ dp_vtc_pixel_clk_in, dp_live_video_in_clk ]
+ - minItems: 3
+ maxItems: 4
+ items:
+ - const: dp_apb_clk
+ - const: dp_aud_clk
+ - enum: [ dp_vtc_pixel_clk_in, dp_live_video_in_clk ]
+ - enum: [ dp_vtc_pixel_clk_in, dp_live_video_in_clk ]
+
+ power-domains:
+ maxItems: 1
+
+ resets:
+ maxItems: 1
+
+ dmas:
+ maxItems: 4
+ items:
+ - description: Video layer, plane 0 (RGB or luma)
+ - description: Video layer, plane 1 (U/V or U)
+ - description: Video layer, plane 2 (V)
+ - description: Graphics layer
+ dma-names:
+ items:
+ - const: vid0
+ - const: vid1
+ - const: vid2
+ - const: gfx0
+
+ phys:
+ description: PHYs for the DP data lanes
+ minItems: 1
+ maxItems: 2
+ phy-names:
+ minItems: 1
+ maxItems: 2
+ items:
+ - const: dp-phy0
+ - const: dp-phy1
+
+required:
+ - compatible
+ - reg
+ - reg-names
+ - interrupts
+ - clocks
+ - clock-names
+ - power-domains
+ - resets
+ - dmas
+ - dma-names
+ - phys
+ - phy-names
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/phy/phy.h>
+ #include <dt-bindings/reset/xlnx-zynqmp-resets.h>
+
+ display@fd4a0000 {
+ compatible = "xlnx,zynqmp-dpsub-1.7";
+ reg = <0x0 0xfd4a0000 0x0 0x1000>,
+ <0x0 0xfd4aa000 0x0 0x1000>,
+ <0x0 0xfd4ab000 0x0 0x1000>,
+ <0x0 0xfd4ac000 0x0 0x1000>;
+ reg-names = "dp", "blend", "av_buf", "aud";
+ interrupts = <0 119 4>;
+ interrupt-parent = <&gic>;
+
+ clock-names = "dp_apb_clk", "dp_aud_clk", "dp_live_video_in_clk";
+ clocks = <&dp_aclk>, <&clkc 17>, <&si570_1>;
+
+ power-domains = <&pd_dp>;
+ resets = <&reset ZYNQMP_RESET_DP>;
+
+ dma-names = "vid0", "vid1", "vid2", "gfx0";
+ dmas = <&xlnx_dpdma 0>,
+ <&xlnx_dpdma 1>,
+ <&xlnx_dpdma 2>,
+ <&xlnx_dpdma 3>;
+
+ phys = <&psgtr 1 PHY_TYPE_DP 0 3 27000000>,
+ <&psgtr 0 PHY_TYPE_DP 1 3 27000000>;
+
+ phy-names = "dp-phy0", "dp-phy1";
+ };
+
+...
diff --git a/dts/Bindings/dma/arm-pl330.txt b/dts/Bindings/dma/arm-pl330.txt
index 2c7fd1941a..315e90122a 100644
--- a/dts/Bindings/dma/arm-pl330.txt
+++ b/dts/Bindings/dma/arm-pl330.txt
@@ -16,6 +16,7 @@ Optional properties:
- dma-channels: contains the total number of DMA channels supported by the DMAC
- dma-requests: contains the total number of DMA requests supported by the DMAC
- arm,pl330-broken-no-flushp: quirk for avoiding to execute DMAFLUSHP
+ - arm,pl330-periph-burst: quirk for performing burst transfer only
- resets: contains an entry for each entry in reset-names.
See ../reset/reset.txt for details.
- reset-names: must contain at least "dma", and optional is "dma-ocp".
diff --git a/dts/Bindings/dma/owl-dma.txt b/dts/Bindings/dma/owl-dma.txt
deleted file mode 100644
index 03e9bb12b7..0000000000
--- a/dts/Bindings/dma/owl-dma.txt
+++ /dev/null
@@ -1,47 +0,0 @@
-* Actions Semi Owl SoCs DMA controller
-
-This binding follows the generic DMA bindings defined in dma.txt.
-
-Required properties:
-- compatible: Should be "actions,s900-dma".
-- reg: Should contain DMA registers location and length.
-- interrupts: Should contain 4 interrupts shared by all channel.
-- #dma-cells: Must be <1>. Used to represent the number of integer
- cells in the dmas property of client device.
-- dma-channels: Physical channels supported.
-- dma-requests: Number of DMA request signals supported by the controller.
- Refer to Documentation/devicetree/bindings/dma/dma.txt
-- clocks: Phandle and Specifier of the clock feeding the DMA controller.
-
-Example:
-
-Controller:
- dma: dma-controller@e0260000 {
- compatible = "actions,s900-dma";
- reg = <0x0 0xe0260000 0x0 0x1000>;
- interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
- #dma-cells = <1>;
- dma-channels = <12>;
- dma-requests = <46>;
- clocks = <&clock CLK_DMAC>;
- };
-
-Client:
-
-DMA clients connected to the Actions Semi Owl SoCs DMA controller must
-use the format described in the dma.txt file, using a two-cell specifier
-for each channel.
-
-The two cells in order are:
-1. A phandle pointing to the DMA controller.
-2. The channel id.
-
-uart5: serial@e012a000 {
- ...
- dma-names = "tx", "rx";
- dmas = <&dma 26>, <&dma 27>;
- ...
-};
diff --git a/dts/Bindings/dma/owl-dma.yaml b/dts/Bindings/dma/owl-dma.yaml
new file mode 100644
index 0000000000..256d62af2c
--- /dev/null
+++ b/dts/Bindings/dma/owl-dma.yaml
@@ -0,0 +1,79 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/dma/owl-dma.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Actions Semi Owl SoCs DMA controller
+
+description: |
+ The OWL DMA is a general-purpose direct memory access controller capable of
+ supporting 10 and 12 independent DMA channels for S700 and S900 SoCs
+ respectively.
+
+maintainers:
+ - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
+
+allOf:
+ - $ref: "dma-controller.yaml#"
+
+properties:
+ compatible:
+ enum:
+ - actions,s900-dma
+ - actions,s700-dma
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ description:
+ controller supports 4 interrupts, which are freely assignable to the
+ DMA channels.
+ maxItems: 4
+
+ "#dma-cells":
+ const: 1
+
+ dma-channels:
+ maximum: 12
+
+ dma-requests:
+ maximum: 46
+
+ clocks:
+ maxItems: 1
+ description:
+ Phandle and Specifier of the clock feeding the DMA controller.
+
+ power-domains:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - interrupts
+ - "#dma-cells"
+ - dma-channels
+ - dma-requests
+ - clocks
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+ dma: dma-controller@e0260000 {
+ compatible = "actions,s900-dma";
+ reg = <0xe0260000 0x1000>;
+ interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
+ #dma-cells = <1>;
+ dma-channels = <12>;
+ dma-requests = <46>;
+ clocks = <&clock 22>;
+ };
+
+...
diff --git a/dts/Bindings/dma/renesas,rcar-dmac.yaml b/dts/Bindings/dma/renesas,rcar-dmac.yaml
index b842dfd96a..13f1a46be4 100644
--- a/dts/Bindings/dma/renesas,rcar-dmac.yaml
+++ b/dts/Bindings/dma/renesas,rcar-dmac.yaml
@@ -23,6 +23,7 @@ properties:
- renesas,dmac-r8a774a1 # RZ/G2M
- renesas,dmac-r8a774b1 # RZ/G2N
- renesas,dmac-r8a774c0 # RZ/G2E
+ - renesas,dmac-r8a774e1 # RZ/G2H
- renesas,dmac-r8a7790 # R-Car H2
- renesas,dmac-r8a7791 # R-Car M2-W
- renesas,dmac-r8a7792 # R-Car V2H
diff --git a/dts/Bindings/dma/renesas,usb-dmac.yaml b/dts/Bindings/dma/renesas,usb-dmac.yaml
index 9ca6d8ddf2..ab287c652b 100644
--- a/dts/Bindings/dma/renesas,usb-dmac.yaml
+++ b/dts/Bindings/dma/renesas,usb-dmac.yaml
@@ -16,6 +16,7 @@ properties:
compatible:
items:
- enum:
+ - renesas,r8a7742-usb-dmac # RZ/G1H
- renesas,r8a7743-usb-dmac # RZ/G1M
- renesas,r8a7744-usb-dmac # RZ/G1N
- renesas,r8a7745-usb-dmac # RZ/G1E
@@ -23,6 +24,7 @@ properties:
- renesas,r8a774a1-usb-dmac # RZ/G2M
- renesas,r8a774b1-usb-dmac # RZ/G2N
- renesas,r8a774c0-usb-dmac # RZ/G2E
+ - renesas,r8a774e1-usb-dmac # RZ/G2H
- renesas,r8a7790-usb-dmac # R-Car H2
- renesas,r8a7791-usb-dmac # R-Car M2-W
- renesas,r8a7793-usb-dmac # R-Car M2-N
diff --git a/dts/Bindings/dma/snps,dma-spear1340.yaml b/dts/Bindings/dma/snps,dma-spear1340.yaml
new file mode 100644
index 0000000000..20870f5c14
--- /dev/null
+++ b/dts/Bindings/dma/snps,dma-spear1340.yaml
@@ -0,0 +1,176 @@
+# SPDX-License-Identifier: GPL-2.0-only
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/dma/snps,dma-spear1340.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Synopsys Designware DMA Controller
+
+maintainers:
+ - Viresh Kumar <vireshk@kernel.org>
+ - Andy Shevchenko <andriy.shevchenko@linux.intel.com>
+
+allOf:
+ - $ref: "dma-controller.yaml#"
+
+properties:
+ compatible:
+ const: snps,dma-spear1340
+
+ "#dma-cells":
+ const: 3
+ description: |
+ First cell is a phandle pointing to the DMA controller. Second one is
+ the DMA request line number. Third cell is the memory master identifier
+ for transfers on dynamically allocated channel. Fourth cell is the
+ peripheral master identifier for transfers on an allocated channel.
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ clock-names:
+ description: AHB interface reference clock.
+ const: hclk
+
+ dma-channels:
+ description: |
+ Number of DMA channels supported by the controller. In case if
+ not specified the driver will try to auto-detect this and
+ the rest of the optional parameters.
+ minimum: 1
+ maximum: 8
+
+ dma-requests:
+ minimum: 1
+ maximum: 16
+
+ dma-masters:
+ $ref: /schemas/types.yaml#definitions/uint32
+ description: |
+ Number of DMA masters supported by the controller. In case if
+ not specified the driver will try to auto-detect this and
+ the rest of the optional parameters.
+ minimum: 1
+ maximum: 4
+
+ chan_allocation_order:
+ $ref: /schemas/types.yaml#definitions/uint32
+ description: |
+ DMA channels allocation order specifier. Zero means ascending order
+ (first free allocated), while one - descending (last free allocated).
+ default: 0
+ enum: [0, 1]
+
+ chan_priority:
+ $ref: /schemas/types.yaml#definitions/uint32