summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/arm/freescale/fsl,imx7ulp-sim.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/arm/freescale/fsl,imx7ulp-sim.txt')
-rw-r--r--dts/Bindings/arm/freescale/fsl,imx7ulp-sim.txt16
1 files changed, 0 insertions, 16 deletions
diff --git a/dts/Bindings/arm/freescale/fsl,imx7ulp-sim.txt b/dts/Bindings/arm/freescale/fsl,imx7ulp-sim.txt
deleted file mode 100644
index 7d0c7f0024..0000000000
--- a/dts/Bindings/arm/freescale/fsl,imx7ulp-sim.txt
+++ /dev/null
@@ -1,16 +0,0 @@
-Freescale i.MX7ULP System Integration Module
-----------------------------------------------
-The system integration module (SIM) provides system control and chip configuration
-registers. In this module, chip revision information is located in JTAG ID register,
-and a set of registers have been made available in DGO domain for SW use, with the
-objective to maintain its value between system resets.
-
-Required properties:
-- compatible: Should be "fsl,imx7ulp-sim".
-- reg: Specifies base physical address and size of the register sets.
-
-Example:
-sim: sim@410a3000 {
- compatible = "fsl,imx7ulp-sim", "syscon";
- reg = <0x410a3000 0x1000>;
-};