summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/arm/hisilicon/hisilicon.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/arm/hisilicon/hisilicon.txt')
-rw-r--r--dts/Bindings/arm/hisilicon/hisilicon.txt11
1 files changed, 11 insertions, 0 deletions
diff --git a/dts/Bindings/arm/hisilicon/hisilicon.txt b/dts/Bindings/arm/hisilicon/hisilicon.txt
index df0a452b85..934f00025c 100644
--- a/dts/Bindings/arm/hisilicon/hisilicon.txt
+++ b/dts/Bindings/arm/hisilicon/hisilicon.txt
@@ -31,6 +31,17 @@ Example:
reboot-offset = <0x4>;
};
+-----------------------------------------------------------------------
+Hisilicon CPU controller
+
+Required properties:
+- compatible : "hisilicon,cpuctrl"
+- reg : Register address and size
+
+The clock registers and power registers of secondary cores are defined
+in CPU controller, especially in HIX5HD2 SoC.
+
+-----------------------------------------------------------------------
PCTRL: Peripheral misc control register
Required Properties: