summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/clock/intel,easic-n5x.yaml
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/clock/intel,easic-n5x.yaml')
-rw-r--r--dts/Bindings/clock/intel,easic-n5x.yaml46
1 files changed, 46 insertions, 0 deletions
diff --git a/dts/Bindings/clock/intel,easic-n5x.yaml b/dts/Bindings/clock/intel,easic-n5x.yaml
new file mode 100644
index 0000000000..8f45976e94
--- /dev/null
+++ b/dts/Bindings/clock/intel,easic-n5x.yaml
@@ -0,0 +1,46 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/intel,easic-n5x.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Intel SoCFPGA eASIC N5X platform clock controller binding
+
+maintainers:
+ - Dinh Nguyen <dinguyen@kernel.org>
+
+description:
+ The Intel eASIC N5X Clock controller is an integrated clock controller, which
+ generates and supplies to all modules.
+
+properties:
+ compatible:
+ const: intel,easic-n5x-clkmgr
+
+ '#clock-cells':
+ const: 1
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - '#clock-cells'
+
+additionalProperties: false
+
+examples:
+ # Clock controller node:
+ - |
+ clkmgr: clock-controller@ffd10000 {
+ compatible = "intel,easic-n5x-clkmgr";
+ reg = <0xffd10000 0x1000>;
+ clocks = <&osc1>;
+ #clock-cells = <1>;
+ };
+...