summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/clock
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/clock')
-rw-r--r--dts/Bindings/clock/allwinner,sun4i-a10-osc-clk.yaml2
-rw-r--r--dts/Bindings/clock/allwinner,sun9i-a80-gt-clk.yaml2
-rw-r--r--dts/Bindings/clock/qcom,gcc-apq8064.yaml2
3 files changed, 3 insertions, 3 deletions
diff --git a/dts/Bindings/clock/allwinner,sun4i-a10-osc-clk.yaml b/dts/Bindings/clock/allwinner,sun4i-a10-osc-clk.yaml
index 69cfa4a3d5..c604822cda 100644
--- a/dts/Bindings/clock/allwinner,sun4i-a10-osc-clk.yaml
+++ b/dts/Bindings/clock/allwinner,sun4i-a10-osc-clk.yaml
@@ -40,7 +40,7 @@ additionalProperties: false
examples:
- |
- osc24M: clk@01c20050 {
+ osc24M: clk@1c20050 {
#clock-cells = <0>;
compatible = "allwinner,sun4i-a10-osc-clk";
reg = <0x01c20050 0x4>;
diff --git a/dts/Bindings/clock/allwinner,sun9i-a80-gt-clk.yaml b/dts/Bindings/clock/allwinner,sun9i-a80-gt-clk.yaml
index 07f38def7d..43963c3062 100644
--- a/dts/Bindings/clock/allwinner,sun9i-a80-gt-clk.yaml
+++ b/dts/Bindings/clock/allwinner,sun9i-a80-gt-clk.yaml
@@ -41,7 +41,7 @@ additionalProperties: false
examples:
- |
- clk@0600005c {
+ clk@600005c {
#clock-cells = <0>;
compatible = "allwinner,sun9i-a80-gt-clk";
reg = <0x0600005c 0x4>;
diff --git a/dts/Bindings/clock/qcom,gcc-apq8064.yaml b/dts/Bindings/clock/qcom,gcc-apq8064.yaml
index 17f87178f6..3647007f82 100644
--- a/dts/Bindings/clock/qcom,gcc-apq8064.yaml
+++ b/dts/Bindings/clock/qcom,gcc-apq8064.yaml
@@ -42,7 +42,7 @@ properties:
be part of GCC and hence the TSENS properties can also be part
of the GCC/clock-controller node.
For more details on the TSENS properties please refer
- Documentation/devicetree/bindings/thermal/qcom-tsens.txt
+ Documentation/devicetree/bindings/thermal/qcom-tsens.yaml
nvmem-cell-names:
minItems: 1