summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/interrupt-controller/fsl,ls-scfg-msi.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/interrupt-controller/fsl,ls-scfg-msi.txt')
-rw-r--r--dts/Bindings/interrupt-controller/fsl,ls-scfg-msi.txt3
1 files changed, 0 insertions, 3 deletions
diff --git a/dts/Bindings/interrupt-controller/fsl,ls-scfg-msi.txt b/dts/Bindings/interrupt-controller/fsl,ls-scfg-msi.txt
index a4ff93d..454ce04 100644
--- a/dts/Bindings/interrupt-controller/fsl,ls-scfg-msi.txt
+++ b/dts/Bindings/interrupt-controller/fsl,ls-scfg-msi.txt
@@ -13,9 +13,6 @@ Required properties:
- reg: physical base address of the controller and length of memory mapped.
- interrupts: an interrupt to the parent interrupt controller.
-Optional properties:
-- interrupt-parent: the phandle to the parent interrupt controller.
-
This interrupt controller hardware is a second level interrupt controller that
is hooked to a parent interrupt controller: e.g: ARM GIC for ARM-based
platforms. If interrupt-parent is not provided, the default parent interrupt