summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/misc/nvidia,tegra186-misc.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/misc/nvidia,tegra186-misc.txt')
-rw-r--r--dts/Bindings/misc/nvidia,tegra186-misc.txt12
1 files changed, 12 insertions, 0 deletions
diff --git a/dts/Bindings/misc/nvidia,tegra186-misc.txt b/dts/Bindings/misc/nvidia,tegra186-misc.txt
new file mode 100644
index 0000000000..892ba4384a
--- /dev/null
+++ b/dts/Bindings/misc/nvidia,tegra186-misc.txt
@@ -0,0 +1,12 @@
+NVIDIA Tegra186 MISC register block
+
+The MISC register block found on Tegra186 SoCs contains registers that can be
+used to identify a given chip and various strapping options.
+
+Required properties:
+- compatible: Must be:
+ - Tegra186: "nvidia,tegra186-misc"
+- reg: Should contain 2 entries: The first entry gives the physical address
+ and length of the register region which contains revision and debug
+ features. The second entry specifies the physical address and length
+ of the register region indicating the strapping options.