diff options
Diffstat (limited to 'dts/Bindings/power/reset/ocelot-reset.txt')
| -rw-r--r-- | dts/Bindings/power/reset/ocelot-reset.txt | 7 |
1 files changed, 5 insertions, 2 deletions
diff --git a/dts/Bindings/power/reset/ocelot-reset.txt b/dts/Bindings/power/reset/ocelot-reset.txt index 1b4213eb34..4d530d8154 100644 --- a/dts/Bindings/power/reset/ocelot-reset.txt +++ b/dts/Bindings/power/reset/ocelot-reset.txt @@ -1,10 +1,13 @@ Microsemi Ocelot reset controller The DEVCPU_GCB:CHIP_REGS have a SOFT_RST register that can be used to reset the -SoC MIPS core. +SoC core. + +The reset registers are both present in the MSCC vcoreiii MIPS and +microchip Sparx5 armv8 SoC's. Required Properties: - - compatible: "mscc,ocelot-chip-reset" + - compatible: "mscc,ocelot-chip-reset" or "microchip,sparx5-chip-reset" Example: reset@1070008 { |