summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/power/reset/ocelot-reset.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/power/reset/ocelot-reset.txt')
-rw-r--r--dts/Bindings/power/reset/ocelot-reset.txt14
1 files changed, 14 insertions, 0 deletions
diff --git a/dts/Bindings/power/reset/ocelot-reset.txt b/dts/Bindings/power/reset/ocelot-reset.txt
new file mode 100644
index 0000000..1b4213e
--- /dev/null
+++ b/dts/Bindings/power/reset/ocelot-reset.txt
@@ -0,0 +1,14 @@
+Microsemi Ocelot reset controller
+
+The DEVCPU_GCB:CHIP_REGS have a SOFT_RST register that can be used to reset the
+SoC MIPS core.
+
+Required Properties:
+ - compatible: "mscc,ocelot-chip-reset"
+
+Example:
+ reset@1070008 {
+ compatible = "mscc,ocelot-chip-reset";
+ reg = <0x1070008 0x4>;
+ };
+