summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/timer/allwinner,sun5i-a13-hstimer.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/timer/allwinner,sun5i-a13-hstimer.txt')
-rw-r--r--dts/Bindings/timer/allwinner,sun5i-a13-hstimer.txt22
1 files changed, 22 insertions, 0 deletions
diff --git a/dts/Bindings/timer/allwinner,sun5i-a13-hstimer.txt b/dts/Bindings/timer/allwinner,sun5i-a13-hstimer.txt
new file mode 100644
index 0000000000..7c26154b8b
--- /dev/null
+++ b/dts/Bindings/timer/allwinner,sun5i-a13-hstimer.txt
@@ -0,0 +1,22 @@
+Allwinner SoCs High Speed Timer Controller
+
+Required properties:
+
+- compatible : should be "allwinner,sun5i-a13-hstimer" or
+ "allwinner,sun7i-a20-hstimer"
+- reg : Specifies base physical address and size of the registers.
+- interrupts : The interrupts of these timers (2 for the sun5i IP, 4 for the sun7i
+ one)
+- clocks: phandle to the source clock (usually the AHB clock)
+
+Example:
+
+timer@01c60000 {
+ compatible = "allwinner,sun7i-a20-hstimer";
+ reg = <0x01c60000 0x1000>;
+ interrupts = <0 51 1>,
+ <0 52 1>,
+ <0 53 1>,
+ <0 54 1>;
+ clocks = <&ahb1_gates 19>;
+};