summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/timer/fsl,gtm.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/timer/fsl,gtm.txt')
-rw-r--r--dts/Bindings/timer/fsl,gtm.txt31
1 files changed, 31 insertions, 0 deletions
diff --git a/dts/Bindings/timer/fsl,gtm.txt b/dts/Bindings/timer/fsl,gtm.txt
new file mode 100644
index 0000000..9a33efd
--- /dev/null
+++ b/dts/Bindings/timer/fsl,gtm.txt
@@ -0,0 +1,31 @@
+* Freescale General-purpose Timers Module
+
+Required properties:
+ - compatible : should be
+ "fsl,<chip>-gtm", "fsl,gtm" for SOC GTMs
+ "fsl,<chip>-qe-gtm", "fsl,qe-gtm", "fsl,gtm" for QE GTMs
+ "fsl,<chip>-cpm2-gtm", "fsl,cpm2-gtm", "fsl,gtm" for CPM2 GTMs
+ - reg : should contain gtm registers location and length (0x40).
+ - interrupts : should contain four interrupts.
+ - interrupt-parent : interrupt source phandle.
+ - clock-frequency : specifies the frequency driving the timer.
+
+Example:
+
+timer@500 {
+ compatible = "fsl,mpc8360-gtm", "fsl,gtm";
+ reg = <0x500 0x40>;
+ interrupts = <90 8 78 8 84 8 72 8>;
+ interrupt-parent = <&ipic>;
+ /* filled by u-boot */
+ clock-frequency = <0>;
+};
+
+timer@440 {
+ compatible = "fsl,mpc8360-qe-gtm", "fsl,qe-gtm", "fsl,gtm";
+ reg = <0x440 0x40>;
+ interrupts = <12 13 14 15>;
+ interrupt-parent = <&qeic>;
+ /* filled by u-boot */
+ clock-frequency = <0>;
+};