summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/timer/ti,c64x+timer64.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/timer/ti,c64x+timer64.txt')
-rw-r--r--dts/Bindings/timer/ti,c64x+timer64.txt25
1 files changed, 0 insertions, 25 deletions
diff --git a/dts/Bindings/timer/ti,c64x+timer64.txt b/dts/Bindings/timer/ti,c64x+timer64.txt
deleted file mode 100644
index d96c1e283e..0000000000
--- a/dts/Bindings/timer/ti,c64x+timer64.txt
+++ /dev/null
@@ -1,25 +0,0 @@
-Timer64
--------
-
-The timer64 node describes C6X event timers.
-
-Required properties:
-
-- compatible: must be "ti,c64x+timer64"
-- reg: base address and size of register region
-- interrupts: interrupt id
-
-Optional properties:
-
-- ti,dscr-dev-enable: Device ID used to enable timer IP through DSCR interface.
-
-- ti,core-mask: on multi-core SoCs, bitmask of cores allowed to use this timer.
-
-Example:
- timer0: timer@25e0000 {
- compatible = "ti,c64x+timer64";
- ti,core-mask = < 0x01 >;
- reg = <0x25e0000 0x40>;
- interrupt-parent = <&megamod_pic>;
- interrupts = < 16 >;
- };