summaryrefslogtreecommitdiffstats
path: root/dts/include/dt-bindings/reset/mt8192-resets.h
diff options
context:
space:
mode:
Diffstat (limited to 'dts/include/dt-bindings/reset/mt8192-resets.h')
-rw-r--r--dts/include/dt-bindings/reset/mt8192-resets.h11
1 files changed, 11 insertions, 0 deletions
diff --git a/dts/include/dt-bindings/reset/mt8192-resets.h b/dts/include/dt-bindings/reset/mt8192-resets.h
index be9a7ca245..12e2087c90 100644
--- a/dts/include/dt-bindings/reset/mt8192-resets.h
+++ b/dts/include/dt-bindings/reset/mt8192-resets.h
@@ -7,6 +7,7 @@
#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8192
#define _DT_BINDINGS_RESET_CONTROLLER_MT8192
+/* TOPRGU resets */
#define MT8192_TOPRGU_MM_SW_RST 1
#define MT8192_TOPRGU_MFG_SW_RST 2
#define MT8192_TOPRGU_VENC_SW_RST 3
@@ -27,4 +28,14 @@
#define MT8192_TOPRGU_SW_RST_NUM 23
+/* MMSYS resets */
+#define MT8192_MMSYS_SW0_RST_B_DISP_DSI0 15
+
+/* INFRA resets */
+#define MT8192_INFRA_RST0_THERM_CTRL_SWRST 0
+#define MT8192_INFRA_RST2_PEXTP_PHY_SWRST 1
+#define MT8192_INFRA_RST3_THERM_CTRL_PTP_SWRST 2
+#define MT8192_INFRA_RST4_PCIE_TOP_SWRST 3
+#define MT8192_INFRA_RST4_THERM_CTRL_MCU_SWRST 4
+
#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8192 */