summaryrefslogtreecommitdiffstats
path: root/dts/src/riscv/microchip/mpfs-polarberry.dts
diff options
context:
space:
mode:
Diffstat (limited to 'dts/src/riscv/microchip/mpfs-polarberry.dts')
-rw-r--r--dts/src/riscv/microchip/mpfs-polarberry.dts10
1 files changed, 0 insertions, 10 deletions
diff --git a/dts/src/riscv/microchip/mpfs-polarberry.dts b/dts/src/riscv/microchip/mpfs-polarberry.dts
index 82c93c8f5c..ea0808ab10 100644
--- a/dts/src/riscv/microchip/mpfs-polarberry.dts
+++ b/dts/src/riscv/microchip/mpfs-polarberry.dts
@@ -6,9 +6,6 @@
#include "mpfs.dtsi"
#include "mpfs-polarberry-fabric.dtsi"
-/* Clock frequency (in Hz) of the rtcclk */
-#define MTIMER_FREQ 1000000
-
/ {
model = "Sundance PolarBerry";
compatible = "sundance,polarberry", "microchip,mpfs";
@@ -22,10 +19,6 @@
stdout-path = "serial0:115200n8";
};
- cpus {
- timebase-frequency = <MTIMER_FREQ>;
- };
-
ddrc_cache_lo: memory@80000000 {
device_type = "memory";
reg = <0x0 0x80000000 0x0 0x2e000000>;
@@ -54,12 +47,10 @@
phy1: ethernet-phy@5 {
reg = <5>;
- ti,fifo-depth = <0x01>;
};
phy0: ethernet-phy@4 {
reg = <4>;
- ti,fifo-depth = <0x01>;
};
};
@@ -72,7 +63,6 @@
disable-wp;
cap-sd-highspeed;
cap-mmc-highspeed;
- card-detect-delay = <200>;
mmc-ddr-1_8v;
mmc-hs200-1_8v;
sd-uhs-sdr12;