summaryrefslogtreecommitdiffstats
path: root/include/mpc8xx.h
diff options
context:
space:
mode:
Diffstat (limited to 'include/mpc8xx.h')
-rw-r--r--include/mpc8xx.h13
1 files changed, 0 insertions, 13 deletions
diff --git a/include/mpc8xx.h b/include/mpc8xx.h
index 29117589be..ba724776d5 100644
--- a/include/mpc8xx.h
+++ b/include/mpc8xx.h
@@ -97,25 +97,12 @@
#define TBSCR_TBIRQ2 0x0400 /* Time Base Interrupt Request 2 */
#define TBSCR_TBIRQ1 0x0200 /* Time Base Interrupt Request 1 */
#define TBSCR_TBIRQ0 0x0100 /* Time Base Interrupt Request 0 */
-#if 0 /* already in asm/8xx_immap.h */
-#define TBSCR_REFA 0x0080 /* Reference Interrupt Status A */
-#define TBSCR_REFB 0x0040 /* Reference Interrupt Status B */
-#define TBSCR_REFAE 0x0008 /* Second Interrupt Enable A */
-#define TBSCR_REFBE 0x0004 /* Second Interrupt Enable B */
-#define TBSCR_TBF 0x0002 /* Time Base Freeze */
-#define TBSCR_TBE 0x0001 /* Time Base Enable */
-#endif
/*-----------------------------------------------------------------------
* PISCR - Periodic Interrupt Status and Control Register 11-31
*/
#undef PISCR_PIRQ /* TBD */
#define PISCR_PITF 0x0002 /* Periodic Interrupt Timer Freeze */
-#if 0 /* already in asm/8xx_immap.h */
-#define PISCR_PS 0x0080 /* Periodic interrupt Status */
-#define PISCR_PIE 0x0004 /* Periodic Interrupt Enable */
-#define PISCR_PTE 0x0001 /* Periodic Timer Enable */
-#endif
/*-----------------------------------------------------------------------
* RSR - Reset Status Register 5-4