summaryrefslogtreecommitdiffstats
path: root/arch/arm/cpu/mmu.c
Commit message (Expand)AuthorAgeFilesLines
* device: Introduce dma_offsetSascha Hauer2019-12-201-0/+4
* ARM: mmu: use client domain permissions to support ARMv7 eXecute NeverAhmad Fatoum2019-10-141-1/+6
* ARM: mmu: set R/W bits in ARMv7 translation tableAhmad Fatoum2019-10-141-5/+6
* ARM: mmu: remove no longer accurate commentAhmad Fatoum2019-10-141-5/+0
* ARM: mmu: mark uncached regions as eXecute never on v7Ahmad Fatoum2019-04-291-5/+10
* ARM: mmu: remove doubly defined macroAhmad Fatoum2019-04-291-1/+0
* ARM: mmu: Make sure DMA coherent memory is zeroed outAndrey Smirnov2019-01-211-1/+1
* ARM: mmu: Share code for arm_mmu_not_initialized_error()Andrey Smirnov2019-01-211-11/+0
* ARM: mmu: Share sanity checking code in mmu_init()Andrey Smirnov2019-01-211-14/+2
* ARM: mmu: Share code for dma_sync_single_for_cpu()Andrey Smirnov2019-01-211-7/+0
* ARM: mmu: Share code for dma_alloc_coherent()Andrey Smirnov2019-01-211-22/+1
* ARM: mmu: Share code for dma_free_coherent()Andrey Smirnov2019-01-211-8/+0
* ARM: mmu: Share code for dma_(un)map_single()Andrey Smirnov2019-01-211-16/+0
* ARM: mmu: Simplify the use of dma_inv_range()Andrey Smirnov2019-01-211-3/+6
* ARM: mmu: Drop custom virt_to_phys/phys_to_virtAndrey Smirnov2019-01-211-10/+0
* ARM: mmu: include dma.hSascha Hauer2018-10-191-0/+1
* ARM: mmu: rename dma_allocSascha Hauer2018-10-181-3/+3
* ARM: MMU: fix wrong dma_flush_range in arm_create_pte()Sascha Hauer2018-08-151-1/+1
* ARM: mmu: fix cache flushing when replacing a section with a PTELucas Stach2018-07-271-45/+32
* ARM: MMU: fix arch_remap_range() across section boundariesSascha Hauer2018-07-121-1/+1
* ARM: mmu: psci: Make use of get_ttbr()Andrey Smirnov2018-06-181-3/+1
* ARM: mmu: only create flat mapping when early MMU hasn't done it alreadySascha Hauer2018-05-281-6/+6
* ARM: mmu: Introduce ARM_TTB_SIZEAndrey Smirnov2018-05-221-1/+1
* ARM: mmu: Implement on-demand PTE allocationAndrey Smirnov2018-05-221-99/+110
* ARM: mmu: Simplify the use of dma_flush_range()Andrey Smirnov2018-05-221-8/+8
* ARM: mmu: Use dma_inv_range() in dma_sync_single_for_cpu()Andrey Smirnov2018-05-221-5/+2
* ARM: mmu: Use find_pte() to find PTE in create_vector_table()Andrey Smirnov2018-05-221-5/+4
* ARM: mmu: Make sure that address is 1M aligned in arm_create_pte()Andrey Smirnov2018-05-221-2/+3
* ARM: mmu: Pass PTE flags a parameter to arm_create_pte()Andrey Smirnov2018-05-181-4/+5
* ARM: mmu: Share code between dma_alloc_*() functionsAndrey Smirnov2018-05-181-14/+8
* ARM: mmu: Use xmemalign in mmu_init()Andrey Smirnov2018-05-181-1/+1
* ARM: mmu: Use xmemalign in arm_create_pte()Andrey Smirnov2018-05-181-2/+2
* ARM: mmu: Use PAGE_SIZE instead of magic right shift by 12Andrey Smirnov2018-05-181-1/+1
* ARM: mmu: Define and use PTRS_PER_PTEAndrey Smirnov2018-05-181-3/+5
* ARM: mmu: Use PAGE_SIZE when specifying size of one pageAndrey Smirnov2018-05-181-2/+2
* ARM: mmu: Replace various SZ_1M with PGDIR_SIZEAndrey Smirnov2018-05-181-4/+4
* ARM: mmu: Trivial simplification in arm_mmu_remap_sdram()Andrey Smirnov2018-05-181-1/+1
* ARM: mmu: Replace hardcoded shifts with pgd_index() from LinuxAndrey Smirnov2018-05-181-6/+6
* ARM: mmu: Drop needless shifting in map_io_sections()Andrey Smirnov2018-05-181-3/+2
* ARM: mmu: Share code for initial flat mapping creationAndrey Smirnov2018-05-181-5/+1
* ARM: mmu: Specify size in bytes in create_sections()Andrey Smirnov2018-05-181-2/+2
* ARM: mmu: Share code for create_sections()Andrey Smirnov2018-05-181-19/+8
* ARM: mmu: Introduce set_domain()Andrey Smirnov2018-05-181-5/+1
* ARM: mmu: Introduce set_ttbr()Andrey Smirnov2018-05-181-2/+1
* ARM: mmu: Make use of IS_ALIGNED in arm_mmu_remap_sdram()Andrey Smirnov2018-05-181-1/+1
* ARM: mmu: Remove unused ARM_VECTORS_SIZEAndrey Smirnov2018-05-181-6/+0
* ARM: implement dma mapping functionsSascha Hauer2018-03-291-0/+16
* dma: Use dma_addr_t as type for DMA addressesSascha Hauer2018-03-291-2/+2
* ARM: move linker variable declarations to sections.hSascha Hauer2018-03-211-0/+1
* ARM: Move mmu_disable to mmu.cSascha Hauer2018-03-211-0/+13