summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* treewide: add missing device tree artifact cleanup where neededAhmad Fatoum2023-04-111-0/+3
* RISC-V: configs: rv64i_defconfig: disable SBI serialAhmad Fatoum2023-04-111-1/+0
* RISC-V: restrict GCC optimization some moreAhmad Fatoum2023-04-111-0/+3
* RISC-V: sifive: disable non-functional SPI nodesAhmad Fatoum2023-04-112-0/+9
* RISC-V: board-dt-2nd: fix hang in startupAhmad Fatoum2023-04-111-0/+6
* ARM: drop CONFIG_HAS_ASM_DEBUG_LLSascha Hauer2023-03-031-6/+6
* RISC-V: virt: riscvemu: use new-style DT overlay syntaxAhmad Fatoum2023-02-211-107/+90
* RISC-V: Makefile: fix build with binutils 2.38Marco Felsch2023-02-031-0/+4
* RISC-V: Makefile: align the isa string setting with the kernelMarco Felsch2023-02-031-2/+6
* RISC-V: Makefile: cleanup layoutMarco Felsch2023-02-031-12/+6
* RISC-V: virt: riscvemu: fix unit address in node nameAhmad Fatoum2023-02-031-2/+2
* Merge branch 'for-next/misc'Sascha Hauer2023-01-201-0/+4
|\
| * RISC-V: start: print debugging info when CONFIG_DEBUG_INITCALLSAhmad Fatoum2022-12-161-0/+4
* | Rename struct driver_d to driverSascha Hauer2023-01-103-3/+3
* | Rename struct device_d to deviceSascha Hauer2023-01-103-5/+5
* | Rename device_d::device_node to device_d::of_nodeSascha Hauer2023-01-102-3/+3
|/
* of: platform: port Linux of_dma_is_coherentAhmad Fatoum2022-12-071-0/+1
* treewide: rename CONFIG_HAS_ARCH_SJLJ to CONFIG_ARCH_HAS_SJLJAhmad Fatoum2022-12-072-2/+2
* kvx,openrisc,riscv,sandbox/dts: harmonize clean-files definitionUwe Kleine-König2022-12-021-1/+1
* RISC-V: add compiler barriers around unrelocated accessesAhmad Fatoum2022-10-243-6/+11
* Merge branch 'for-next/riscv'Sascha Hauer2022-10-1316-295/+185
|\
| * RISC-V: add Allwinner Sun20i D1 Nezha supportMarco Felsch2022-10-076-0/+40
| * RISC-V: squash 64bit defconfigs into rv64i_defconfigMarco Felsch2022-10-074-262/+42
| * RISC-V: implement cache-management errata for T-Head SoCsMarco Felsch2022-10-071-1/+20
| * RISC-V: use m/sscratch registers for barebox_riscv_pbl_flagsMarco Felsch2022-10-075-42/+51
| * RISC-V: import vendorid list from linuxMarco Felsch2022-10-071-0/+11
| * RISC-V: add riscv_vendor_id() supportMarco Felsch2022-10-071-0/+31
| * RISC-V: cache: fix local_flush_icache_all enablingMarco Felsch2022-10-071-1/+1
* | lds: move OUTPUT_FORMAT/ARCH definition into headerAhmad Fatoum2022-10-113-12/+11
* | lds: introduce <asm/barebox.lds.h>Ahmad Fatoum2022-10-113-2/+5
* | relocate_to_current_adr: hang directly on error instead of panic()Ahmad Fatoum2022-10-051-1/+1
|/
* pbl: replace __piggydata_end with __image_endAhmad Fatoum2022-08-221-2/+0
* Merge branch 'for-next/misc'Sascha Hauer2022-08-114-17/+16
|\
| * asm-generic: provide phys_to_virt() and virt_to_phys()Antony Pavlov2022-08-081-10/+0
| * RISC-V: asm: factor relocation related functions into asm/reloc.hAhmad Fatoum2022-08-082-6/+16
| * gitignore: add device tree blobs to top-level .gitignoreAhmad Fatoum2022-08-081-1/+0
* | pbl: compressed-dtb: use flexible array member to access dataAhmad Fatoum2022-07-141-4/+2
|/
* RISC-V: sifive: enable SPI Flash and SD in configAhmad Fatoum2022-04-291-6/+7
* Merge branch 'for-next/of-deep-probe'Sascha Hauer2022-03-141-1/+1
|\
| * of: rename of_find_node_by_name() to of_find_node_by_name_address()Sascha Hauer2022-03-081-1/+1
* | RISC-V: virt: riscvemu: add interactive tutorialAhmad Fatoum2022-03-0830-0/+244
|/
* Merge branch 'for-next/spdx'Sascha Hauer2022-01-1915-0/+30
|\
| * arch: add SPDX-License-Identifier to all .c filesAhmad Fatoum2022-01-051-0/+2
| * arch: add SPDX-License-Identifier to all headersAhmad Fatoum2022-01-059-0/+18
| * treewide: add SPDX-License-Identifier for .gitignoreAhmad Fatoum2022-01-051-0/+2
| * treewide: add SPDX-License-Identifier for Kbuild/KconfigAhmad Fatoum2022-01-054-0/+8
* | RISC-V: Virt: enable more useful optionsAhmad Fatoum2022-01-122-0/+12
* | RISC-V: add stacktrace support via frame pointer walkingAhmad Fatoum2022-01-127-6/+106
* | RISC-V: don't use x8/s0/fp in assemblyAhmad Fatoum2022-01-123-35/+35
* | RISC-V: virt: riscvemu: clear frame buffer before jumping to reset vectorAhmad Fatoum2022-01-121-0/+3
generated by cgit v1.2.1 (git 2.18.0) at 2023-05-28 03:04:31 +0000