summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: sifive: enable SPI Flash and SD in configAhmad Fatoum2022-04-291-6/+7
* Merge branch 'for-next/of-deep-probe'Sascha Hauer2022-03-141-1/+1
|\
| * of: rename of_find_node_by_name() to of_find_node_by_name_address()Sascha Hauer2022-03-081-1/+1
* | RISC-V: virt: riscvemu: add interactive tutorialAhmad Fatoum2022-03-0830-0/+244
|/
* Merge branch 'for-next/spdx'Sascha Hauer2022-01-1915-0/+30
|\
| * arch: add SPDX-License-Identifier to all .c filesAhmad Fatoum2022-01-051-0/+2
| * arch: add SPDX-License-Identifier to all headersAhmad Fatoum2022-01-059-0/+18
| * treewide: add SPDX-License-Identifier for .gitignoreAhmad Fatoum2022-01-051-0/+2
| * treewide: add SPDX-License-Identifier for Kbuild/KconfigAhmad Fatoum2022-01-054-0/+8
* | RISC-V: Virt: enable more useful optionsAhmad Fatoum2022-01-122-0/+12
* | RISC-V: add stacktrace support via frame pointer walkingAhmad Fatoum2022-01-127-6/+106
* | RISC-V: don't use x8/s0/fp in assemblyAhmad Fatoum2022-01-123-35/+35
* | RISC-V: virt: riscvemu: clear frame buffer before jumping to reset vectorAhmad Fatoum2022-01-121-0/+3
* | RISC-V: virt: riscvemu: be explicit about HTIF base addressAhmad Fatoum2022-01-121-0/+10
* | RISC-V: virt: riscvemu: repurpose 64k low RAM for state/environmentAhmad Fatoum2022-01-125-0/+131
* | RISC-V: virt: riscvemu: add HTIF DEBUG_LL supportAhmad Fatoum2022-01-122-0/+20
* | power: reset: add RISC-V/UC Berkely HTIF poweroff driver supportAhmad Fatoum2022-01-124-15/+33
* | RISC-V: virt: activate all consolesAhmad Fatoum2022-01-122-0/+2
* | include: <asm/csr.h>: sync with upstreamAhmad Fatoum2022-01-101-52/+161
|/
* RISC-V: cpu: fix build with CONFIG_RISCV_EXCEPTIONS=nAhmad Fatoum2022-01-051-0/+2
* Merge branch 'for-next/x86'Sascha Hauer2021-12-151-1/+0
|\
| * kbuild: remove unneeded -nostdlib flagMasahiro Yamada2021-11-171-1/+0
* | Merge branch 'for-next/misc'Sascha Hauer2021-12-157-13/+68
|\ \
| * | RISC-V: qemu-virt: add overlay for environment and stateAhmad Fatoum2021-12-073-0/+18
| * | RISC-V: virt: add DEBUG_LL supportAhmad Fatoum2021-12-072-2/+9
| * | RISC-V: LiteX: fix comment about running from ROMAhmad Fatoum2021-11-251-2/+2
| * | RISC-V: configs: virt: enable networking and PCIAhmad Fatoum2021-11-252-9/+31
| * | RISC-V: enable HW_HAS_PCIAhmad Fatoum2021-11-252-0/+8
| |/
* | Merge branch 'for-next/efi'Sascha Hauer2021-12-153-5/+9
|\ \
| * | asm-generic: move sync_caches_for_execution declaration to <asm/cache.h>Ahmad Fatoum2021-11-253-5/+9
| |/
* | RISC-V: interrupts: fix Zifencei emulation on rv64Ahmad Fatoum2021-12-131-1/+1
* | RISC-V: nmon: fix SiFive DEBUG_LL buildAhmad Fatoum2021-11-301-1/+1
|/
* Merge branch 'for-next/riscv'Sascha Hauer2021-10-0713-0/+471
|\
| * RISC-V: virt: support poweroff/restart on tinyemuAhmad Fatoum2021-10-074-0/+86
| * RISC-V: add litex_linux_defconfigAntony Pavlov2021-10-071-0/+75
| * RISC-V: add LiteX SoC and linux-on-litex-vexriscv supportAntony Pavlov2021-10-079-0/+308
| * clocksource: timer-riscv: select CSR from device treeAntony Pavlov2021-10-041-0/+2
* | Merge branch 'for-next/misc'Sascha Hauer2021-10-072-0/+22
|\ \ | |/ |/|
| * serial: implement riscv SBI console supportMarcelo Politzer2021-10-052-0/+22
* | RISC-V: board-dt-2nd: move low level init into nonnaked functionAhmad Fatoum2021-10-021-1/+7
|/
* Merge branch 'for-next/riscv'Sascha Hauer2021-07-1848-108/+2428
|\
| * RISC-V: boards: beaglev: make it possible to use nmonAntony Pavlov2021-07-092-0/+3
| * RISC-V: boards: erizo: make it possible to use nmonAntony Pavlov2021-07-091-0/+2
| * RISC-V: make it possible to run nmon from PBL C codeAntony Pavlov2021-07-093-17/+46
| * RISC-V: StarFive: add board support for BeagleV StarlightAhmad Fatoum2021-06-2414-0/+1458
| * reset: add StarFive reset controller driverAhmad Fatoum2021-06-241-0/+1
| * net: designware: fix non-1:1 mapped 64-bit systemsAhmad Fatoum2021-06-241-0/+10
| * soc: starfive: add support for JH7100 incoherent interconnectAhmad Fatoum2021-06-241-0/+5
| * drivers: soc: sifive: add basic L2 cache controller driverAhmad Fatoum2021-06-242-0/+32
| * RISC-V: support incoherent I-CacheAhmad Fatoum2021-06-248-0/+48