summaryrefslogtreecommitdiffstats
path: root/arch
Commit message (Collapse)AuthorAgeFilesLines
* ARM: mioa701: fix frequence speedup codeRobert Jarzmik2014-01-201-0/+1
| | | | | | | | | | | | As barebox has become the true SPL of mioa701 board (no intermediate SPL), a bug was uncovered in the init procedure, where the CPU voltage was to be increased by commanding the I2C voltage regulator, while the I2C was shut down. Fix it by unclock-gating the power I2C bus before using it. Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* Merge branch 'for-next/video'Sascha Hauer2014-01-071-0/+22
|\
| * video: imx-ipu-fb: Allow to specify framebuffer memory size via platform_dataSascha Hauer2013-12-201-0/+2
| | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * video: ipufb: Allow to disable fractional pixelclock dividerSascha Hauer2013-12-201-0/+5
| | | | | | | | | | | | | | | | The IPU has a fractional pixelclock divider. When used, this produces clock jitter which especially LVDS transceivers can't handle. Allow to disable it via platform_data. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * video: ipufb: make disp_data_fmt configurableSascha Hauer2013-12-181-0/+15
| | | | | | | | | | | | | | | | With the IPU the way the display is connected is completely independent of the framebuffer pixel format. So instead of specifying a pixel width in platform_data we have to specify how the display is connected. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | Merge branch 'for-next/socfpga'Sascha Hauer2014-01-073-218/+223
|\ \
| * | ARM: socfpga: sockit: reconfigure src for sdmmcSteffen Trumtrar2013-12-101-1/+1
| | | | | | | | | | | | | | | | | | | | | Update to Quartus v13.1 autogenerated version. Signed-off-by: Steffen Trumtrar <s.trumtrar@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | ARM: socfpga: update iocsr configSteffen Trumtrar2013-12-101-209/+209
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Update the IO configuration to the Quartus v13.1 version. This seems to fix a stability issue under the linux kernel when started with barebox. As this is undocumented, autogenerated stuff, one can not be sure what it really does nor if it really fixes the problem or just relocates it. Signed-off-by: Steffen Trumtrar <s.trumtrar@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | ARM: socfpga: sockit: update sdram configSteffen Trumtrar2013-12-101-8/+13
| | | | | | | | | | | | | | | | | | | | | | | | This updates/changes the sdram config for the sockit to the quartus v13.1 autogenerated version. Signed-off-by: Steffen Trumtrar <s.trumtrar@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | Merge branch 'for-next/openrisc'Sascha Hauer2014-01-073-0/+15
|\ \ \
| * | | openrisc: enable OpenCores ethernet driverBeniamino Galvani2013-12-173-0/+15
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The OpenCores 10/100 Mbps ethernet MAC is often available on OpenRISC-based SoCs and is supported by the OpenRISC architectural simulator (or1ksim) as well. The patch enables the driver on the 'generic' openrisc board. Signed-off-by: Beniamino Galvani <b.galvani@gmail.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | Merge branch 'for-next/imx'Sascha Hauer2014-01-073-320/+8
|\ \ \ \
| * | | | ARM: i.MX6: tqma6x: dts: remove unused dts fileRobert Schwebel2013-12-091-319/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The DTS file for MBa6x is imx6q-mba6x.dts, so it looks like this file doesn't make any sense. Signed-off-by: Robert Schwebel <r.schwebel@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | | | ARM: i.MX6: tqma6x: dts: get MAC address from OCOTPRobert Schwebel2013-12-091-0/+4
| | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Robert Schwebel <r.schwebel@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | | | ARM: i.MX6: tqma6x: dts: move FEC enablement to baseboardRobert Schwebel2013-12-092-1/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The definition if the FEC is used is made by the baseboard (MBa6x), not by the module (TQMa6x). Move it there. Signed-off-by: Robert Schwebel <r.schwebel@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | | Merge branch 'for-next/arm-barebox-bootm'Sascha Hauer2014-01-0782-100/+37
|\ \ \ \ \
| * | | | | ARM: boot barebox with kernel calling conventionSascha Hauer2014-01-062-4/+17
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Start a 2nd stage barebox with the Linux Kernel calling convention. Right now barebox does not interpret ATAGs or devicetree passed to it, but it doesn't hurt to pass parameters so that future bareboxes can use them. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | | | | ARM: remove armlinux_set_bootparams() calls from boardsSascha Hauer2014-01-0680-89/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | As the place for the atags now is determined automatically the call from the boards can be removed. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | | | | ARM: start kernel: find a valid address for the atags list automaticallySascha Hauer2014-01-061-7/+20
| |/ / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | If a board does not specify a place for the atags list default to SDRAM start + 0x100. The vast majority of boards uses this place anyway, so the call to armlinux_set_bootparams() can be removed for most boards. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | | mips asm/types.h: add #ifndef to fix compile errorDu Huanpeng2014-01-061-0/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | without "#ifndef __ASSEMBLY__ #endif", an assembly file including this file will break compilation. Signed-off-by: Du Huanpeng <u74147@gmail.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | | ARM: i.MX: bbu external nand: Fix uninitialized variableSascha Hauer2013-12-181-1/+1
| |/ / / |/| | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: OMAP: early call am33xx_register_ethaddrJan Weitzel2013-12-122-4/+21
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | am33xx_register_ethaddr must be called before cpsw driver start. Move it from devices_initcall to coredevice_initcall. Signed-off-by: Jan Weitzel <j.weitzel@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | pcm051: ethernet and dts fixesJan Weitzel2013-12-122-14/+29
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | add compatible phytec,pcm051 clean up pinmux_emac_rmii1_pins introduce davinci_mdio_default pin group set AM33XX_MAC_MII_SEL via dts rmii-clock-ext use bch8 as ecc mode add pagesize to 24c32@52 Signed-off-by: Jan Weitzel <j.weitzel@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: solidrun-carrier-1: Fix wrong ENTRY_FUNCTIONSascha Hauer2013-12-111-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | ENTRY_FUNCTION was changed, fix compilation. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: OMAP: consolidate am335x mlo defconfigsSascha Hauer2013-12-102-36/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | The Beaglebone and the AM335x Phytec phyCORE can be compiled together, so merge the configs into a am335x_mlo_defconfig. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: OMAP: introduce multiboard support and move am33xx boards to itSascha Hauer2013-12-105-15/+25
| | | | | | | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: beaglebone: configure console from devicetreeSascha Hauer2013-12-102-1/+5
| | | | | | | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: am335x Phytec phyCORE: configure environment from devicetreeSascha Hauer2013-12-102-16/+19
| | | | | | | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: OMAP: Safe boot info in fixed SRAM addressSascha Hauer2013-12-1013-41/+28
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Storing the boot information in the image itself and passing a pointer around between images is cumbersome and doesn't fit well with multiimage support where the pointer we pass around is already occupied by the devicetree. Do the same as U-Boot does and store the boot information at the bottom of the SRAM public stack. To maintain the compatibility between new xloaders and older barebox binaries we still pass the boot information to the next stage via pointer. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: am335x Phytec phyCORE: Move partition descriptions to devicetreeSascha Hauer2013-12-103-25/+57
| | | | | | | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: beaglebone: Switch to devicetree and multiimageSascha Hauer2013-12-107-137/+77
| | | | | | | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: beaglebone: Add memory to devicetreesSascha Hauer2013-12-103-3/+20
| | | | | | | | | | | | | | | | | | | | | | | | | | | | barebox needs it to initialize the memory. While at it, give the beabglebone black another name than the original beaglebone has. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: am33xx: beaglebone: remove mlo_large_defconfigSascha Hauer2013-12-102-55/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | As with devicetree support the binary will get too large for the SRAM drop the configuration. It was mainly meant for debugging purposes anyway. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: dts: Add am33xx beaglebone(black) dts filesSascha Hauer2013-12-105-0/+464
| | | | | | | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: am33xx Phytec phyCORE: update defconfigSascha Hauer2013-12-101-0/+11
| | | | | | | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: am33xx Phytec phyCORE: Switch to multiimage supportSascha Hauer2013-12-105-17/+39
| | | | | | | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: am33xx Phytec phyCORE: initialize debug UARTSascha Hauer2013-12-101-0/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Add debug UART initialization to lowlevel init and print a '>'. Helps debugging lowlevel code. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: am335x phytec phyCORE: Switch to devicetree probe supportSascha Hauer2013-12-106-222/+32
| | | | | | | | | | | | | | | | | | | | | | | | | | | | This switches the am335x Phytec phyCORE to devicetree probe support. For now we use a linked in dtb. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: Add base am335x-phytec-phycore devicetree fileSascha Hauer2013-12-102-0/+235
| | | | | | | | | | | | | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: Make ENTRY_FUNCTION more robustSascha Hauer2013-12-1016-61/+33
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | An entry function should begin with a exception header. For this to work properly the entry function should not contain any code which gcc might put before the header. To make this sure change the ENTRY_FUNCTION macro so that it generates one function which only contains the exception header and a second function which contains the original body of the entry function. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | | ARM: Make multi images startup process simplerSascha Hauer2013-12-103-54/+6
| |/ / |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | The multi image startup process used to have three binaries involved: - The lowlevel board code to initialize SDRAM - the uncompressor - the regular (compressed) barebox binary Drop the uncompressor and put the uncompress code into the lowlevel board code binary. This makes the startup process easier. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | scripts: add arch/x86/lib/barebox.lds to gitignoreDu Huanpeng2013-12-101-0/+1
|/ / | | | | | | | | Signed-off-by: Du Huanpeng <u74147@gmail.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | Merge branch 'for-next/x86'Sascha Hauer2013-12-061-1/+2
|\ \
| * | arch/x86: fix link with recent gccThomas Petazzoni2013-11-111-1/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Due to unwind tables being generated by recent versions of gcc by default, the x86 Barebox link fails with: ld: section .eh_frame loaded at [00000000000197c4,000000000001f31f] overlaps section .barebox_initcalls loaded at [00000000000197c4,0000000000019833] Passing -fno-unwind-tables -fno-asynchronous-unwind-tables avoids this problem. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | | Merge branch 'for-next/tegra'Sascha Hauer2013-12-067-0/+98
|\ \ \
| * | | dts: tegra: activate SDMMC on Colibri T20Lucas Stach2013-12-042-0/+9
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Lucas Stach <dev@lynxeye.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | | dts: tegra: add SDMMC nodesLucas Stach2013-12-042-0/+34
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Lucas Stach <dev@lynxeye.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | | tegra: switch main CPU complex to PLLX earlyLucas Stach2013-12-042-0/+41
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Running at 1GHz, rather than 13MHz certainly makes things a bit faster. Signed-off-by: Lucas Stach <dev@lynxeye.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | | tegra: speed up system busLucas Stach2013-12-041-0/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | We run the system bus from the OSC clock during init, to avoid crashing the system while reconfiguring the PLLs. Switch to a more reasonable clock when we are done with this. Signed-off-by: Lucas Stach <dev@lynxeye.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | | tegra: fix fallout from relocatable code changes in PLLX initLucas Stach2013-12-041-0/+2
| | |/ | |/| | | | | | | | | | Signed-off-by: Lucas Stach <dev@lynxeye.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-30 18:49:41 +0000