summaryrefslogtreecommitdiffstats
path: root/arch
Commit message (Collapse)AuthorAgeFilesLines
* Merge branch 'for-next/omap'Sascha Hauer2017-09-089-8/+87
|\
| * arm: configs: AM335x: Enable mmc-extcsd commandDaniel Schultz2017-09-061-0/+1
| | | | | | | | | | | | | | This tool is for setting up eMMC devices. Signed-off-by: Daniel Schultz <d.schultz@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * arm: dts: am335x: Add phycore emmc device treeDaniel Schultz2017-09-063-0/+37
| | | | | | | | | | | | | | | | Add a new device tree for phyCORE SOMs with EMMC enabled and NAND disabled. Signed-off-by: Daniel Schultz <d.schultz@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * arm: dts: Enable NAND in DTS instead of DTSIDaniel Schultz2017-09-067-8/+25
| | | | | | | | | | | | | | | | | | Starting with PCM-062, NAND isn't the main non-volatile memory for the AM335x. Because that, NAND has be disabled in the SOM dtsi file and will be enabled in a specific NAND SOM file. Signed-off-by: Daniel Schultz <d.schultz@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * arm: dts: am335x: Add emmc node to phycore-somDaniel Schultz2017-09-061-0/+24
| | | | | | | | | | | | | | | | Add the EMMC node to the phycore-som device tree. It's by default disabled, because NAND is the primary boot device. Signed-off-by: Daniel Schultz <d.schultz@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | Merge branch 'for-next/mvebu'Sascha Hauer2017-09-082-0/+47
|\ \
| * | ARM: mvebu: armada-xp: configure PLL and PHY registerJan Luebbe2017-08-152-0/+47
| |/ | | | | | | | | | | | | | | | | The PLL setup is needed to use the USB ports in Linux. This code is ported from mainline U-Boot arch/arm/mach-mvebu/cpu.c. Signed-off-by: Jan Luebbe <jlu@pengutronix.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* | Merge branch 'for-next/misc'Sascha Hauer2017-09-084-3/+21
|\ \
| * | x86: asm: include asm-generic.hOleksij Rempel2017-09-081-0/+15
| | | | | | | | | | | | | | | | | | | | | make io[read,write]* defines available on x86 platform Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | asm-generic: partially sync io.h with linux kernelOleksij Rempel2017-09-083-3/+6
| | | | | | | | | | | | | | | Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | Merge branch 'for-next/mips'Lucas Stach2017-08-1619-162/+1339
| |\ \
* | \ \ Merge branch 'for-next/mips'Sascha Hauer2017-09-0819-162/+1339
|\ \ \ \ | | |/ / | |/| |
| * | | MIPS: tplink-mr3020.dts: add partition tableOleksij Rempel2017-08-151-0/+19
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | We need partition table for barebox update handler and for barebox environment Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | | MIPS: tplink-mr3020_defconfig: enable more optionsOleksij Rempel2017-08-151-2/+38
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | | MIPS: tplink-mr3020: pbl: move hornet_mips24k_cp0_setup after flash addr testOleksij Rempel2017-08-151-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | this is needed to start zbarebox.bin from running barebox. Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | | MIPS: tplink-mr3020: pbl: move WMAC init after flash addr testOleksij Rempel2017-08-151-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | if this function is called in the RAM, we won't be able to continue start sequence. It brakes boot over JTAG use case. Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Cc: Yegor Yefremov <yegorslists@googlemail.com> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | | MIPS: ath79: add TP-Link WDR4300 board supportOleksij Rempel2017-08-157-0/+243
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This provides low level initialization of pll and ddr2. Resulting binary should work from SRAM, DDR2 and SPI flash. If started from DDR2 RAM level initialization will skipped. Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | | MIPS: ath79: add initial QCA AR9344 SoC supportOleksij Rempel2017-08-156-158/+978
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | According to the documentation: "The AR9344 is a highly integrated and feature-rich IEEE 802.11n 2x2 2.4/5 GHz System-on-a-Chip (SoC) for advanced WLAN platforms. It includes a MIPS 74Kc processor, PCI Express 1.1 Root Complex and Endpoint interfaces, five port IEEE 802.3 Fast Ethernet Switch with MAC/PHY, one MII/RMII/RGMII interface, one USB 2.0 MAC/PHY, and external memory interface for serial Flash, SDRAM, DDR1 or DDR2, I2S/SPDIF-Out audio interface, SLIC VOIP/PCM interface, two UARTs, and GPIOs that can be used for LED controls or other general purpose interface configurations. The AR9344 supports 802.11n operations up to 144 Mbps for 20 MHz and 300 Mbps for 40 MHz respectively, and 802.11a/b/g data rates. Additional features include Maximal Likelihood (ML) decoding, Low-Density Parity Check (LDPC), Maximal Ratio Combining (MRC), Tx Beamforming (TxBF), and On-Chip One-Time Programmable (OTP) memory." Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | | MIPS: ath79: provide CONFIG_SOC_QCA_AR9331 optionOleksij Rempel2017-08-151-0/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | QCA AR9331 and QCA AR9344 have some similar part but different uart engines. We need this flag to provide common debug_ll support. Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | | MIPS: add virt_to_phys() and phys_to_virt()Antony Pavlov2017-08-151-0/+25
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com> Signed-off-by: Peter Mamonov <pmamonov@gmail.com> Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | | MIPS: ath79: add barebox update handlerOleksij Rempel2017-08-152-0/+29
| | |/ | |/| | | | | | | | | | | | | | | | | | | Most of ar93xx SoCs seem to work only with spi. spifash handler should be enough for now. Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* | | Merge branch 'for-next/imx'Sascha Hauer2017-09-082-46/+52
|\ \ \
| * | | ARM: phycore-imx6ul: use MAC address from OCOTPLucas Stach2017-09-061-0/+4
| | |/ | |/| | | | | | | | | | | | | | | | | | | | | | The Phycore MX6UL modules are correctly fused with a MAC address. Use this for the Barebox network connection and fixing up the kernel DT. Signed-off-by: Lucas Stach <l.stach@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * | ARM: imx: phyCORE i.MX7: use register defines in dcd tableUwe Kleine-König2017-08-151-46/+48
| |/ | | | | | | | | | | | | This was done using scripts/regsubst.pl. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* | at91: sync mach/barebox-arm-head.hSam Ravnborg2017-09-061-3/+15
| | | | | | | | | | | | | | | | | | | | | | | | | | | | From 308f9f62554feaffaf3e2a0c7203e57b6fde8abc Mon Sep 17 00:00:00 2001 From: Sam Ravnborg <sam@ravnborg.org> Date: Fri, 7 Jul 2017 17:53:59 +0200 Subject: [PATCH 1/2] at91: sync mach/barebox-arm-head.h To prepare for multi image support synch the barebox-arm-head.h header with the arm version. This include the reservation of a small area for board specific use Signed-off-by: Sam Ravnborg <sam@ravnborg.org> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | atmel_lcdfb: define power_control gpio in platform_dataSam Ravnborg2017-09-064-109/+6
|/ | | | | | | | | | | | | | | | | | | | | | Simplify board specific code by specifying the power_control gpio direct in platform data. Move registration of the GPIO to the driver so we no longer need to duplicate this for each board. As an intended side-effect there is no longer any references to platform_data outside atmel_lcdc_register() so remove it from struct atmel_lcdfb_info The implementation assumes that GPIO=0 is the same as no power control. This prevents us from using any GPIO=0 for power control, but this is not considered a problem for current users. Future DT users will not have this limitation. This commit include a fix so we will actually power down if requested. Previously this was hardcoded to ON. Signed-off-by: Sam Ravnborg <sam@ravnborg.org> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: imx7: sabreSD: remove duplicate DT nodesLucas Stach2017-08-151-40/+0
| | | | | | | | The latest upstream DTs have been merged, so remove the now duplicate DT nodes. Fixes: a0a5a7b84ff8 (ARM: i.MX: Add support for NXP i.MX7 SABRESD board) Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* ARM: imx: add stub for imx7_uart_setup_llLucas Stach2017-08-151-0/+1
| | | | | Fixes: 28e8db159f25 (ARM: i.MX: Add imx7_uart_setup_ll()) Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* ARM: imx: ccmx53: select I2CLucas Stach2017-08-151-0/+1
| | | | | | The board file needs i2c support to enable a regulator. Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* ARM: imx: build imx6.o as ARMv7Lucas Stach2017-08-151-0/+1
| | | | | | | Otherwise the WFI instruction might not be available in a multi-image build. Fixes: 1e9458720a23 (ARM: i.MX: provide handler for power off over standby) Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* ARM: imx: fix phyBOARD-Zeta pinfunc typoLucas Stach2017-08-151-1/+1
| | | | | | | This has been resolved upstream, now the barebox private DTs need to follow. Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* Merge branch 'for-next/nvmem'Lucas Stach2017-07-311-0/+5
|\
| * dts: arm: imx6qdl: provide snvs-lpgpr deviceOleksij Rempel2017-07-061-0/+5
| | | | | | | | | | Signed-off-by: Oleksij Rempel <o.rempel@pengutronix.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* | Merge branch 'for-next/misc'Lucas Stach2017-07-314-0/+9
|\ \
| * | ARM: at91: animeo: depend on !CONSOLE_NONELucas Stach2017-07-311-0/+1
| | | | | | | | | | | | | | | | | | The board file configures the consoles, so need console support. Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: imx: hab: depend on OFDEVICELucas Stach2017-07-311-0/+1
| | | | | | | | | | | | | | | | | | The selected OCOTP driver requires OFDEVICE support. Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: imx: kindle: select ARM_LINUXLucas Stach2017-07-311-0/+1
| | | | | | | | | | | | | | | | | | The already selected ARM_BOARD_APPEND_ATAG depends on it. Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | MIPS: add 74Kc infoOleksij Rempel2017-07-312-0/+6
| |/ | | | | | | | | | | | | This patch is preparation for SoC QCA AR9344 Signed-off-by: Oleksij Rempel <o.rempel@pengutronix.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
* | Merge branch 'for-next/imx'Lucas Stach2017-07-3176-2641/+5263
|\ \
| * | ARM: i.MX: Add support for NXP i.MX7 SABRESD boardAndrey Smirnov2017-07-308-1/+272
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Add minimal code to support NXP i.MX7 SABRESD board. Tested to have working SD card and first Ethernet port as well as being able to boot upstream Linux kernel (4.12+). Acked-by: Sam Ravnborg <sam@ravnborg.org> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: i.MX: Add ARCH_HAD_FEC_IMX to ARCH_IMX7Andrey Smirnov2017-07-301-0/+1
| | | | | | | | | | | | | | | | | | Acked-by: Sam Ravnborg <sam@ravnborg.org> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: i.MX: Add minimal imx7-ccm-regs.hAndrey Smirnov2017-07-301-0/+32
| | | | | | | | | | | | | | | | | | | | | | | | | | | Add minimal imx7-ccm-regs.h that contains bare minimum definitions needed for early UART setup. Acked-by: Sam Ravnborg <sam@ravnborg.org> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: i.MX: Add imx7_uart_setup_ll()Andrey Smirnov2017-07-301-0/+7
| | | | | | | | | | | | | | | | | | | | | | | | Add imx7_uart_setup_ll() for setting up UART selected for DEBUG_LL. Acked-by: Sam Ravnborg <sam@ravnborg.org> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: i.MX: Add mx7_setup_pad()Andrey Smirnov2017-07-301-0/+19
| | | | | | | | | | | | | | | | | | | | | | | | | | | Add mx7_setup_pad() low-level convenience function for setting up pinmux in PBL code. Acked-by: Sam Ravnborg <sam@ravnborg.org> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: i.MX: Import mx7d_pins.h from U-BootAndrey Smirnov2017-07-302-0/+1310
| | | | | | | | | | | | | | | | | | | | | | | | | | | Import mx7d_pins.h from U-Boot and rename it to iomux-mx7.h for consistency. Acked-by: Sam Ravnborg <sam@ravnborg.org> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: i.MX7: Warp7: Add some code commentsUwe Kleine-König2017-07-301-1/+7
| | | | | | | | | | | | | | | | | | | | | | | | This makes it easier to understand what is done and adapt this code for other boards. My editor also added a newline at eof which is good. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: i.MX7: drop now useless imx7s.dtsiUwe Kleine-König2017-07-303-7/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This file was introduced in commit 55eed47d8515 ("ARM: i.MX7: Add imx7s.dtsi") because the imx clocksource driver picked the wrong clock to determine the parent frequency. As this is fixed since commit "ARM: imx: clocksource: Use per clock for determining parent freq" this file can go away. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: imx: clocksource: make warning a bit more helpfulUwe Kleine-König2017-07-301-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | When getting the clk for the gpt fails, the driver assumes a fixed rate. Add this rate to the warning that is emitted in this case. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: imx: clocksource: error out if clk freq is 0Uwe Kleine-König2017-07-301-0/+4
| | | | | | | | | | | | | | | | | | | | | If instead this isn't checked this results in a division by zero later. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
| * | ARM: imx: clocksource: Use per clock for determining parent freqUwe Kleine-König2017-07-301-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | For imx1, imx25, imx27, imx31, imx35 and imx5x this doesn't make a difference because clk_get(dev, NULL) returns the same clock as clk_get(dev, "per") because the id parameter isn't checked at all and the per clock is returned unconditionally. For imx6sl, imx6sx and imx6ul different clocks are returned, but both are gates for "perclk". For imx6qdl clk_get(..., NULL) returns IMX6QDL_CLK_GPT_IPG which is a gate of "ipg", while clk_get(..., "per") returns IMX6QDL_CLK_GPT_IPG_PER which is a gate of "ipg_per" which in turn is a divider of "ipg" with a boot-up default value of 1 which isn't touched in barebox. So the only SoC where this change matters is imx7 where clk_get(dev, NULL) returns a dummy clk while clk_get(dev, "per") returns the right clk to use. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-24 19:58:03 +0000