summaryrefslogtreecommitdiffstats
path: root/drivers/clk/clk-divider.c
Commit message (Collapse)AuthorAgeFilesLines
* clk: clk-divider: fix _get_maxdiv for table based dividerSascha Hauer2015-03-121-0/+13
| | | | | | | The divider lacks the code for calculating the maximum divider for table based dividers. Add it. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* CLK: clk-divider: Respect CLK_DIVIDER_POWER_OF_TWO flagAndrey Panov2015-03-051-0/+9
| | | | | Signed-off-by: Andrey Panov <rockford@yandex.ru> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* CLK: clk-divider: Introduce clk_divider_alloc() and *_free() routinesAndrey Panov2015-03-051-5/+22
| | | | | Signed-off-by: Andrey Panov <rockford@yandex.ru> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* CLK: clk-divider: Respect CLK_DIVIDER_HIWORD_MASK flagAndrey Panov2015-03-051-0/+4
| | | | | | | | It is required for Rockchip SoCs where clock settings registers have write-enable mask in high word. Signed-off-by: Andrey Panov <rockford@yandex.ru> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* clk: clk-divider: divider calculation in clk_set_rate needs DIV_ROUND_UPSascha Hauer2014-07-231-1/+1
| | | | | | | To make the resulting rate is always smaller than the desired rate, and not bigger. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* clk: let clk-divider handle the table based divider aswellSascha Hauer2014-03-281-0/+36
| | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* clk: clk-divider: sync with kernel codeSascha Hauer2014-03-281-30/+161
| | | | | | | | This updates the clk-divider to Kernel code, but without power-of-two divider support which we do not need yet. This also adds table based divider support to the divider. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* clk: clk-divider: pass flags to initializersSascha Hauer2014-03-281-3/+4
| | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* clk: divider: Add onebased divider supportSascha Hauer2013-06-201-12/+32
| | | | | | | In some dividers the register value matches the divider value. This patch adds support for them. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* clk: initial common clk supportSascha Hauer2012-10-041-0/+98
This adds barebox common clk support loosely based on the Kernel common clk support. differences are: - barebox does not need prepare/unprepare - no parent rate propagation for set_rate - struct clk is not really encapsulated from the drivers Along with the clk support we have support for some basic clk building blocks: - clk-fixed - clk-fixed-factor - clk-mux - clk-divider clk-fixed and clk-fixed-factor are completely generic, clk-mux and clk-divider are currently the way i.MX muxes/dividers are implemented. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-20 18:40:49 +0000