summaryrefslogtreecommitdiffstats
path: root/images/Makefile.am33xx
Commit message (Collapse)AuthorAgeFilesLines
* ARM: boards: phytec-som-am335x: Revert unified MLO for 1GBDaniel Schultz2018-01-051-0/+6
| | | | | | | | | | | There is a problem in the data path between 1GB RAM devices and the core, which leads to wrong read operations after DDR initialization in soft resets. This needs more investigation, but until we didn't found the problem, we will return to the origin MLO for 1GB RAM devices with static RAM timings and without memory access. Signed-off-by: Daniel Schultz <d.schultz@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: boards: phytec-som-am335x: Add unified MLODaniel Schultz2017-11-071-18/+6
| | | | | | | | | | | | | | | | | | PCM-060 modules only have one-bank RAMs populated, which allows us to find out the populated RAM size at run-time. Therefore, a new entry point was create 'PHYTEC_ENTRY_UNIFIED_MLO'. This creates a MLO for all modules of one family and all existing PCM-060 MLOs were replaced with this new entry point. To provide backward compatibility for older modules, these were not affected. In the first step generic RAM timings for the module family get loaded, because RAM accesses are only possible with an initialized controller. After that, the RAM size will be calculated and the RAM controller gets reinitialized with the correct RAM timings. Signed-off-by: Daniel Schultz <d.schultz@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* arm: dts: am335x: Add phycore emmc device treeDaniel Schultz2017-09-061-0/+4
| | | | | | | | Add a new device tree for phyCORE SOMs with EMMC enabled and NAND disabled. Signed-off-by: Daniel Schultz <d.schultz@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* arm: dts: Enable NAND in DTS instead of DTSIDaniel Schultz2017-09-061-8/+8
| | | | | | | | | Starting with PCM-062, NAND isn't the main non-volatile memory for the AM335x. Because that, NAND has be disabled in the SOM dtsi file and will be enabled in a specific NAND SOM file. Signed-off-by: Daniel Schultz <d.schultz@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* arm: boards: phytec-som-am335x: Remove 1GB RAM typeDaniel Schultz2017-03-011-6/+0
| | | | | | | | | This machine was a prototype and was never shipped to customers. Since it has no dependencies to any image, it can be removed. Signed-off-by: Daniel Schultz <d.schultz@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* Add support for Baltos systemsYegor Yefremov2016-10-071-0/+8
| | | | | | | | OnRISC Baltos devices are based on a am335x SoC and can be booted either from MMC or NAND. Signed-off-by: Yegor Yefremov <yegorslists@googlemail.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: board: phytec-som-am335x: RAM timings for phycore-r2 1GBTeresa Remmet2016-04-191-0/+6
| | | | | | | | Add new RAM Timings for phyCORE R2 with MT41K512M16HA-125IT 1024MB mounted. Signed-off-by: Teresa Remmet <t.remmet@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: boards: phytec-som-am335x: New RAM Timings for phyCORE-AM335x-R2Teresa Remmet2016-02-171-0/+6
| | | | | | | Add RAM timings for phyCORE-AM335x-R2 256MB RAM. Signed-off-by: Teresa Remmet <t.remmet@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: board: phytec-som-am335x: RAM timings for phyCORE-AM335x-R2Arnd Beuscher2016-02-171-0/+6
| | | | | | | | | Add RAM Timings for new phyCORE-AM335x-R2 SoM with 512MB (MT41K256M16TW107IT). Signed-off-by: Arnd Beuscher <a.beuscher@phytec.de> Sigend-off-by: Teresa Remmet <t.remmet@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: dts: Add support for all phyFLEX-AM335x optionsTeresa Remmet2015-07-201-0/+12
| | | | | | | Add support for all possible combinations of phyFLEX-AM335x modules. Signed-off-by: Teresa Remmet <t.remmet@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: dts: Add support for all phyCORE-AM335x optionsTeresa Remmet2015-07-201-0/+8
| | | | | | | | Add support for all possible combinations of phyCORE-AM335x modules. Signed-off-by: Teresa Remmet <t.remmet@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: phytec-som-am335x: Add support for 1024MiB RAM on one chipTeresa Remmet2015-07-201-0/+6
| | | | | | | Added support for IM8G16D3FBBG15EI 1024MiB RAM on one chip. Signed-off-by: Teresa Remmet <t.remmet@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* image: am335x: Generate SPI MLO imagesWadim Egorov2015-06-101-0/+28
| | | | | | | Generate *.spi.img files for SPI loading on AM335x. Signed-off-by: Wadim Egorov <w.egorov@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* boards: phytec-som-am335x: Add phycard-som supportWadim Egorov2015-03-021-0/+8
| | | | | | | Add support for the phyCARD SOM. Signed-off-by: Wadim Egorov <w.egorov@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* boards: Add phytec-som-am335xWadim Egorov2015-03-021-18/+18
| | | | | | | | | | | The main idea behind this patch is to avoid redundant board code. Because of the module similarities of all am335x based phytec boards, we can merge its code. The phytec-som-am335x merges the code of all am335x based phytec SOMs. So we will have only one "board" in the barebox for phyCORE, phyFLEX. Signed-off-by: Wadim Egorov <w.egorov@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* phyCORE-AM335x: Add barebox image without SPI NORTeresa Gámez2014-10-141-0/+4
| | | | | | | | Boards like phyBOARD-WEGA RDK have an phyCORE-AM335x connected with no SPI NOR flash. Added dts to support this. Signed-off-by: Teresa Gámez <t.gamez@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* boards: Add phytec-phyflex-am335xStefan Müller-Klieser2014-10-081-0/+12
| | | | | | | | | Add support for PHYTEC's phyFLEX-AM335x. Signed-off-by: Stefan Müller-Klieser <s.mueller-klieser@phytec.de> [clean ups] Signed-off-by: Teresa Gámez <t.gamez@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* Merge branch 'for-next/omap'Sascha Hauer2014-10-021-9/+13
|\
| * ARM: phyCORE-AM335x: Add support for 2x512MB RAMTeresa Gámez2014-09-091-0/+4
| | | | | | | | | | | | | | Added settings for 1GB RAM option. Signed-off-by: Teresa Gámez <t.gamez@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
| * ARM: phyCORE-AM335x: Fixup RAM setting namingTeresa Gámez2014-09-091-9/+9
| | | | | | | | | | | | | | Naming is confusing and wrong. Fixed it up. Signed-off-by: Teresa Gámez <t.gamez@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* | ARM: AM33xx: Add AFI GF board supportSascha Hauer2014-09-261-0/+8
|/ | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: phyCORE-am335x: Add support for more SDRAM configurationsSascha Hauer2014-08-011-3/+11
| | | | | | | This adds support for 256MB and 128MB RAM configurations of the phyCORE-AM335x. This is done as new images. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: beaglebone: Switch to devicetree and multiimageSascha Hauer2013-12-101-0/+8
| | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
* ARM: am33xx Phytec phyCORE: Switch to multiimage supportSascha Hauer2013-12-101-0/+22
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-27 12:43:19 +0000