// SPDX-License-Identifier: (GPL-2.0+ OR MIT) /* * Copyright 2022 Broadcom Ltd. */ #include #include / { compatible = "brcm,bcm6856", "brcm,bcmbca"; #address-cells = <2>; #size-cells = <2>; interrupt-parent = <&gic>; cpus { #address-cells = <2>; #size-cells = <0>; B53_0: cpu@0 { compatible = "brcm,brahma-b53"; device_type = "cpu"; reg = <0x0 0x0>; next-level-cache = <&L2_0>; enable-method = "psci"; }; B53_1: cpu@1 { compatible = "brcm,brahma-b53"; device_type = "cpu"; reg = <0x0 0x1>; next-level-cache = <&L2_0>; enable-method = "psci"; }; L2_0: l2-cache0 { compatible = "cache"; cache-level = <2>; cache-unified; }; }; timer { compatible = "arm,armv8-timer"; interrupts = , , , ; }; pmu: pmu { compatible = "arm,cortex-a53-pmu"; interrupts = , ; interrupt-affinity = <&B53_0>, <&B53_1>; }; clocks: clocks { periph_clk:periph-clk { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <200000000>; }; hsspi_pll: hsspi-pll { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <400000000>; }; }; psci { compatible = "arm,psci-0.2"; method = "smc"; }; axi@81000000 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0x0 0x81000000 0x8000>; gic: interrupt-controller@1000 { compatible = "arm,gic-400"; #interrupt-cells = <3>; interrupt-controller; reg = <0x1000 0x1000>, /* GICD */ <0x2000 0x2000>, /* GICC */ <0x4000 0x2000>, /* GICH */ <0x6000 0x2000>; /* GICV */ interrupts = ; }; }; bus@ff800000 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; ranges = <0x0 0x0 0xff800000 0x800000>; uart0: serial@640 { compatible = "brcm,bcm6345-uart"; reg = <0x640 0x18>; interrupts = ; clocks = <&periph_clk>; clock-names = "refclk"; status = "disabled"; }; hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; compatible = "brcm,bcm6856-hsspi", "brcm,bcmbca-hsspi-v1.0"; reg = <0x1000 0x600>; interrupts = ; clocks = <&hsspi_pll &hsspi_pll>; clock-names = "hsspi", "pll"; num-cs = <8>; status = "disabled"; }; }; };