summaryrefslogtreecommitdiffstats
path: root/Documentation/boards/imx/Element14-WaRP7.rst
blob: d4e5e7991780afa3e8f7f23fd2248ef002aa8292 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
element14 WaRP7
===============

This CPU card is based on an NXP i.MX7S SoC.

Supported hardware
==================

- NXP PMIC PFUZE3000
- Kingston 08EMCP04-EL3AV100 eMCP (eMMC and LPDDR3 memory in one package)
  - 8 GiB eMMC Triple-Level cell NAND flash, eMMC standard 5.0 (HS400)
  - 512 MiB LPDDR3 SDRAM starting at address 0x80000000

Bootstrapping barebox
=====================

The device boots in internal boot mode from eMMC and is shipped with a
vendor modified u-boot imximage.

Barebox can be used as a drop-in replacement for the shipped bootloader.

The WaRP7 IO Board has a double DIP switch where switch number two defines the
boot source of the i.MX7 SoC:

  +-----+
  |     |
  | | O | <--- on = high level
  | | | |
  | O | | <--- off = low level
  |     |
  | 1 2 |
  +-----+

Bootsource is the internal eMMC:

  +-----+
  |     |
  | O | |
  | | | |
  | | O | <---- eMMC
  |     |
  | 1 2 |
  +-----+

Bootsource is the USB:

  +-----+
  |     |
  | O O | <---- USB
  | | | |
  | | | |
  |     |
  | 1 2 |
  +-----+