1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
|
// SPDX-License-Identifier: GPL-2.0-or-later
// SPDX-FileCopyrightText: 2009 Juergen Beisert, Pengutronix
#include <common.h>
#include <driver.h>
#include <init.h>
#include <asm/armlinux.h>
#include <generated/mach-types.h>
#include <asm/sections.h>
#include <partition.h>
#include <nand.h>
#include <io.h>
#include <mach/devices-s3c24xx.h>
#include <mach/s3c-iomap.h>
#include <mach/s3c24xx-nand.h>
#include <mach/s3c-generic.h>
#include <mach/s3c-busctl.h>
#include <mach/s3c24xx-gpio.h>
// {"NAND 1MiB 3,3V 8-bit", 0xec, 256, 1, 0x1000, 0},
static struct s3c24x0_nand_platform_data nand_info = {
.nand_timing = CALC_NFCONF_TIMING(A9M2410_TACLS, A9M2410_TWRPH0, A9M2410_TWRPH1)
};
static int a9m2410_mem_init(void)
{
resource_size_t size;
/*
* Note: On this card the second SDRAM page is not used
*/
s3c24xx_disable_second_sdram_bank();
size = s3c24xx_get_memory_size();
/* ---------- configure the GPIOs ------------- */
writel(0x007FFFFF, S3C_GPACON);
writel(0x00000000, S3C_GPCCON);
writel(0x00000000, S3C_GPCUP);
writel(0x00000000, S3C_GPDCON);
writel(0x00000000, S3C_GPDUP);
writel(0xAAAAAAAA, S3C_GPECON);
writel(0x0000E03F, S3C_GPEUP);
writel(0x00000000, S3C_GPBCON); /* all inputs */
writel(0x00000007, S3C_GPBUP); /* pullup disabled for GPB0..3 */
writel(0x00009000, S3C_GPFCON); /* GPF7 CLK_INT#, GPF6 Debug-LED */
writel(0x000000FF, S3C_GPFUP);
writel(readl(S3C_GPGDAT) | 0x0010, S3C_GPGDAT); /* switch off LCD backlight */
writel(0xFF00A938, S3C_GPGCON); /* switch off USB device */
writel(0x0000F000, S3C_GPGUP);
writel(readl(S3C_GPHDAT) | 0x100, S3C_GPHDAT); /* switch BOOTINT/GPIO_ON# to high */
writel(0x000007FF, S3C_GPHUP);
writel(0x0029FAAA, S3C_GPHCON);
/*
* USB port1 normal, USB port0 normal, USB1 pads for device
* PCLK output on CLKOUT0, UPLL CLK output on CLKOUT1,
* 2nd SDRAM bank off (only bank 1 is used)
*/
writel(0x40140, S3C_MISCCR);
arm_add_mem_device("ram0", S3C_SDRAM_BASE, size);
return 0;
}
mem_initcall(a9m2410_mem_init);
static const struct devfs_partition a9m2410_nand0_partitions[] = {
{
.offset = 0,
.size = 0x40000,
.flags = DEVFS_PARTITION_FIXED,
.name = "self_raw",
.bbname = "self0",
}, {
.offset = DEVFS_PARTITION_APPEND,
.size = 0x20000,
.flags = DEVFS_PARTITION_FIXED,
.name = "env_raw",
.bbname = "env0",
}, {
/* sentinel */
}
};
static int a9m2410_devices_init(void)
{
uint32_t reg;
/* ----------- configure the access to the outer space ---------- */
reg = readl(S3C_BWSCON);
/* CS#1 to access the network controller */
reg &= ~0xf0;
reg |= 0xe0;
writel(0x1350, S3C_BANKCON1);
/* CS#2 to the dual 16550 UART */
reg &= ~0xf00;
reg |= 0x400;
writel(0x0d50, S3C_BANKCON2);
writel(reg, S3C_BWSCON);
/* release the reset signal to the network and UART device */
reg = readl(S3C_MISCCR);
reg |= 0x10000;
writel(reg, S3C_MISCCR);
/* ----------- the devices the boot loader should work with -------- */
s3c24xx_add_nand(&nand_info);
/*
* SMSC 91C111 network controller on the baseboard
* connected to CS line 1 and interrupt line
* GPIO3, data width is 32 bit
*/
add_generic_device("smc91c111", DEVICE_ID_DYNAMIC, NULL, S3C_CS1_BASE + 0x300,
16, IORESOURCE_MEM, NULL);
if (IS_ENABLED(CONFIG_NAND))
devfs_create_partitions("nand0", a9m2410_nand0_partitions);
armlinux_set_architecture(MACH_TYPE_A9M2410);
return 0;
}
device_initcall(a9m2410_devices_init);
static int a9m2410_console_init(void)
{
barebox_set_model("Digi A9M2410");
barebox_set_hostname("a9m2410");
s3c24xx_add_uart1();
return 0;
}
console_initcall(a9m2410_console_init);
|
