1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
|
/*
* Copyright (C) 2017 Sam Ravnborg <sam@ravnborg.org>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <common.h>
#include <envfs.h>
#include <init.h>
#include <gpio.h>
#include <mach/at91sam9263_matrix.h>
#include <mach/at91sam9_smc.h>
#include <mach/at91_rtt.h>
#include <mach/hardware.h>
#include <mach/iomux.h>
#include <mach/io.h>
static int add_smc_devices(void)
{
add_generic_device("at91sam9-smc", 0, NULL, AT91SAM9263_BASE_SMC0, 0x200,
IORESOURCE_MEM, NULL);
add_generic_device("at91sam9-smc", 1, NULL, AT91SAM9263_BASE_SMC1, 0x200,
IORESOURCE_MEM, NULL);
return 0;
}
coredevice_initcall(add_smc_devices);
static struct sam9_smc_config ek_nand_smc_config = {
.ncs_read_setup = 0,
.nrd_setup = 1,
.ncs_write_setup = 0,
.nwe_setup = 1,
.ncs_read_pulse = 3,
.nrd_pulse = 3,
.ncs_write_pulse = 3,
.nwe_pulse = 3,
.read_cycle = 5,
.write_cycle = 5,
.mode = AT91_SMC_READMODE | AT91_SMC_WRITEMODE | AT91_SMC_EXNWMODE_DISABLE,
.tdf_cycles = 2,
};
static int at91sam9263_smc_init(void)
{
unsigned long csa;
if (!of_machine_is_compatible("atmel,at91sam9263ek"))
return 0;
/* setup bus-width (8 or 16) */
if (IS_ENABLED(CONFIG_MTD_NAND_ATMEL_BUSWIDTH_16))
ek_nand_smc_config.mode |= AT91_SMC_DBW_16;
else
ek_nand_smc_config.mode |= AT91_SMC_DBW_8;
csa = at91_sys_read(AT91_MATRIX_EBI0CSA);
csa |= AT91_MATRIX_EBI0_CS3A_SMC_SMARTMEDIA;
at91_sys_write(AT91_MATRIX_EBI0CSA, csa);
/* configure chip-select 3 (NAND) */
sam9_smc_configure(0, 3, &ek_nand_smc_config);
return 0;
}
device_initcall(at91sam9263_smc_init);
static int at91sam9263ek_env_init(void)
{
if (!of_machine_is_compatible("atmel,at91sam9263ek"))
return 0;
at91_rtt_irq_fixup(IOMEM(AT91SAM9263_BASE_RTT0));
at91_rtt_irq_fixup(IOMEM(AT91SAM9263_BASE_RTT1));
if (IS_ENABLED(CONFIG_DEFAULT_ENVIRONMENT_GENERIC))
defaultenv_append_directory(defaultenv_at91sam9263ek);
return 0;
}
late_initcall(at91sam9263ek_env_init);
|
