1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
/*
* Copyright (C) 2012 Alexey Galakhov
*
* See file CREDITS for list of people who contributed to this
* project.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#include <config.h>
#include <common.h>
#include <init.h>
#include <io.h>
#include <sizes.h>
#include <asm/barebox-arm.h>
#include <asm/barebox-arm-head.h>
#include <asm/sections.h>
#include <mach/s3c-iomap.h>
#include <mach/s3c-clocks.h>
#include <mach/s3c-generic.h>
/*
* iROM boot from MMC
* TODO: replace this by native boot
*/
#define ADDR_V210_SDMMC_BASE 0xD0037488
#define ADDR_CopySDMMCtoMem 0xD0037F98
int __bare_init s5p_irom_load_mmc(void *dest, uint32_t start_block, uint16_t block_count)
{
typedef uint32_t (*func_t) (int32_t, uint32_t, uint16_t, uint32_t*, int8_t);
uint32_t chbase = readl(ADDR_V210_SDMMC_BASE);
func_t func = (func_t)readl(ADDR_CopySDMMCtoMem);
int chan = (chbase - 0xEB000000) >> 20;
if (chan != 0 && chan != 2)
return 0;
return func(chan, start_block, block_count, (uint32_t*)dest, 0) ? 1 : 0;
}
void __bare_init reset(void)
{
uint32_t r;
common_reset();
#ifdef CONFIG_S3C_PLL_INIT
s5p_init_pll();
#endif
if (get_pc() < 0xD0000000) /* Are we running from iRAM? */
/* No, we don't. */
barebox_arm_entry(S3C_SDRAM_BASE, SZ_64M, 0);
s5p_init_dram_bank_ddr2(S5P_DMC0_BASE, 0x20E00323, 0, 0);
if (! s5p_irom_load_mmc((void*)TEXT_BASE - 16, 1, (barebox_image_size + 16 + 511) / 512))
while (1) { } /* hang */
/* Jump to SDRAM */
r = (unsigned)TEXT_BASE;
__asm__ __volatile__("mov pc, %0" : : "r"(r));
while (1) { } /* hang */
}
|
