1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
// SPDX-License-Identifier: GPL-2.0-or-later
// SPDX-FileCopyrightText: 2014 Lucas Stach, Pengutronix
#include <common.h>
#include <environment.h>
#include <i2c/i2c.h>
#include <init.h>
#include <linux/marvell_phy.h>
#include <linux/pci.h>
#include <linux/phy.h>
#include <mach/bbu.h>
#include <mach/imx6.h>
#include <net.h>
#include "gsc.h"
static int gw54xx_wdog_of_fixup(struct device_node *root, void *context)
{
struct device_node *np;
/* switch to the watchdog with internal reset capabilities */
np = of_find_node_by_name(root, "wdog@020c0000");
of_device_disable(np);
np = of_find_node_by_name(root, "wdog@020bc000");
of_device_enable(np);
return 0;
}
static int gw54xx_devices_init(void)
{
struct i2c_client client;
struct device_node *dnode;
u8 reg;
u8 mac[6];
if (!of_machine_is_compatible("gw,imx6q-gw54xx"))
return 0;
client.adapter = i2c_get_adapter(0);
if (!client.adapter) {
pr_err("could not get system controller i2c bus\n");
return -ENODEV;
}
/* disable the GSC boot watchdog */
client.addr = GSC_SC_ADDR;
gsc_i2c_read(&client, GSC_SC_CTRL1, ®, 1);
reg |= GSC_SC_CTRL1_WDDIS;
gsc_i2c_write(&client, GSC_SC_CTRL1, ®, 1);
/* read MAC adresses from EEPROM and attach to eth devices */
dnode = of_find_node_by_alias(of_get_root_node(), "ethernet0");
if (dnode) {
client.addr = GSC_EEPROM_ADDR;
gsc_i2c_read(&client, 0x00, mac, 6);
of_eth_register_ethaddr(dnode, mac);
}
dnode = of_find_node_by_alias(of_get_root_node(), "ethernet1");
if (dnode) {
client.addr = GSC_EEPROM_ADDR;
gsc_i2c_read(&client, 0x06, mac, 6);
of_eth_register_ethaddr(dnode, mac);
}
/* boards before rev E don't have the external watchdog signal */
if (gsc_get_rev(&client) < 'E')
of_register_fixup(gw54xx_wdog_of_fixup, NULL);
imx6_bbu_nand_register_handler("nand", BBU_HANDLER_FLAG_DEFAULT);
barebox_set_hostname("gw54xx");
return 0;
}
device_initcall(gw54xx_devices_init);
static int marvell_88e1510_phy_fixup(struct phy_device *dev)
{
u32 val;
/* LED settings */
phy_write(dev, 22, 3);
val = phy_read(dev, 16);
val &= 0xff00;
val |= 0x0017;
phy_write(dev, 16, val);
phy_write(dev, 22, 0);
return 0;
}
static int gw54xx_coredevices_init(void)
{
if (!of_machine_is_compatible("gw,imx6q-gw54xx"))
return 0;
phy_register_fixup_for_uid(MARVELL_PHY_ID_88E1510, MARVELL_PHY_ID_MASK,
marvell_88e1510_phy_fixup);
return 0;
}
coredevice_initcall(gw54xx_coredevices_init);
/*
* fixup for PLX PEX8909 bridge to configure GPIO1-7 as output High
* as they are used for slots1-7 PERST#
*/
static void ventana_pciesw_early_fixup(struct pci_dev *dev)
{
u32 dw;
if (!of_machine_is_compatible("gw,ventana"))
return;
if (dev->devfn != 0)
return;
pci_read_config_dword(dev, 0x62c, &dw);
dw |= 0xaaa8; // GPIO1-7 outputs
pci_write_config_dword(dev, 0x62c, dw);
pci_read_config_dword(dev, 0x644, &dw);
dw |= 0xfe; // GPIO1-7 output high
pci_write_config_dword(dev, 0x644, dw);
mdelay(100);
}
DECLARE_PCI_FIXUP_EARLY(0x10b5, 0x8609, ventana_pciesw_early_fixup);
DECLARE_PCI_FIXUP_EARLY(0x10b5, 0x8606, ventana_pciesw_early_fixup);
DECLARE_PCI_FIXUP_EARLY(0x10b5, 0x8604, ventana_pciesw_early_fixup);
|
