1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
/*
* (C) 2011 Robert Jarzmik <robert.jarzmik@free.fr>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#include <common.h>
#include <driver.h>
#include <environment.h>
#include <fs.h>
#include <init.h>
#include <partition.h>
#include <led.h>
#include <gpio.h>
#include <pwm.h>
#include <linux/sizes.h>
#include <mach/devices.h>
#include <mach/mfp-pxa27x.h>
#include <mach/pxa-regs.h>
#include <mach/udc_pxa2xx.h>
#include <mach/mci_pxa2xx.h>
#include <platform_data/eth-smc91111.h>
#include <asm/armlinux.h>
#include <asm/io.h>
#include <asm/mmu.h>
#include <generated/mach-types.h>
#define ECOR 0x8000
#define ECOR_RESET 0x80
#define ECOR_LEVEL_IRQ 0x40
#define ECOR_WR_ATTRIB 0x04
#define ECOR_ENABLE 0x01
#define ECSR 0x8002
#define ECSR_IOIS8 0x20
#define ECSR_PWRDWN 0x04
#define ECSR_INT 0x02
static struct smc91c111_pdata smsc91x_pdata = {
.control_setup = 0x0800,
.config_setup = 0x10b2,
.bus_width = 16,
.addr_shift = 2,
};
static unsigned long lubbock_pin_config[] = {
GPIO15_nCS_1, /* CS1 - Flash */
GPIO78_nCS_2, /* CS2 - Baseboard FGPA + SRAM */
GPIO79_nCS_3, /* CS3 - SMC ethernet */
GPIO80_nCS_4, /* CS4 - SA1111 */
/* LCD - 16bpp DSTN */
GPIOxx_LCD_DSTN_16BPP,
/* FFUART */
GPIO34_FFUART_RXD,
GPIO35_FFUART_CTS,
GPIO36_FFUART_DCD,
GPIO37_FFUART_DSR,
GPIO38_FFUART_RI,
GPIO39_FFUART_TXD,
GPIO40_FFUART_DTR,
GPIO41_FFUART_RTS,
};
static int lubbock_devices_init(void)
{
void *nor0_iospace;
armlinux_set_architecture(MACH_TYPE_LUBBOCK);
pxa_add_uart((void *)0x40100000, 0);
pxa_add_pwm((void *)0x40b00000, 0);
nor0_iospace = map_io_sections(0x0, (void *)0xe0000000, SZ_64M);
add_cfi_flash_device(0, (ulong)nor0_iospace, SZ_64M, 0);
add_cfi_flash_device(1, 0x04000000, SZ_64M, 0);
devfs_add_partition("nor0", SZ_2M, SZ_256K, DEVFS_PARTITION_FIXED,
"env0");
add_generic_device("smc91c111", DEVICE_ID_DYNAMIC, NULL,
0x0c000300, 0xff4000, IORESOURCE_MEM,
&smsc91x_pdata);
return 0;
}
device_initcall(lubbock_devices_init);
static void smc_init(void)
{
/* SMC91c96 */
void __iomem *attaddr = (void __iomem *)0x0e000000;
writel(ECOR_RESET, attaddr + (ECOR << 2));
mdelay(100);
writel(0, attaddr + (ECOR << 2));
writel(ECOR_ENABLE, attaddr + (ECOR << 2));
/* force 16-bit mode */
writel(0, attaddr + (ECSR << 2));
mdelay(100);
}
static int lubbock_coredevice_init(void)
{
barebox_set_model("Lubbock PXA25x");
barebox_set_hostname("lubbock");
pxa2xx_mfp_config(ARRAY_AND_SIZE(lubbock_pin_config));
smc_init();
return 0;
}
coredevice_initcall(lubbock_coredevice_init);
static int lubbock_mem_init(void)
{
arm_add_mem_device("ram0", 0xa0000000, SZ_64M);
add_mem_device("sram0", 0x0a000000, SZ_1M, IORESOURCE_MEM_WRITEABLE);
return 0;
}
mem_initcall(lubbock_mem_init);
|