summaryrefslogtreecommitdiffstats
path: root/arch/arm/boards/phytec-phycore-pxa270/lowlevel_init.S
blob: 39af00b54b49158f109a936eb65c582c744ec4ab (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
/*
 * This was originally from the Lubbock u-boot port.
 *
 * Most of this taken from Redboot hal_platform_setup.h with cleanup
 *
 * NOTE: I haven't clean this up considerably, just enough to get it
 * running. See hal_platform_setup.h for the source. See
 * board/cradle/lowlevel_init.S for another PXA250 setup that is
 * much cleaner.
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 */

#include <config.h>
#include <linux/sizes.h>
#include <mach/pxa-regs.h>
#include <mach/regs-ost.h>
#include <mach/regs-intc.h>
#include <asm/barebox-arm-head.h>

#define GPSR0		0x40E00018	/* GPIO Pin Output Set Register GPIO <31:00> */
#define GPSR1		0x40E0001C	/* GPIO Pin Output Set Register GPIO <63:32> */
#define GPSR2		0x40E00020	/* GPIO Pin Output Set Register GPIO <80:64> */

#define GPCR0		0x40E00024	/* GPIO Pin Output Clear Register GPIO <31:00> */
#define GPCR1		0x40E00028	/* GPIO Pin Output Clear Register GPIO <63:32> */
#define GPCR2		0x40E0002C	/* GPIO Pin Output Clear Register GPIO <80:64> */

#define GPDR0		0x40E0000C	/* GPIO Pin Direction Register GPIO <31:0o> */
#define GPDR1		0x40E00010	/* GPIO Pin Direction Register GPIO <63:32> */
#define GPDR2		0x40E00014	/* GPIO Pin Direction Register GPIO <80:64> */

#define GAFR0_L		0x40E00054	/* GPIO Alternate Function Select Register GPIO <15:00> */
#define GAFR0_U		0x40E00058	/* GPIO Alternate Function Select Register GPIO <31:16> */
#define GAFR1_L		0x40E0005C	/* GPIO Alternate Function Select Register GPIO <47:32> */
#define GAFR1_U		0x40E00060	/* GPIO Alternate Function Select Register GPIO <63:48> */
#define GAFR2_L		0x40E00064	/* GPIO Alternate Function Select Register GPIO <79:64> */
#define GAFR2_U		0x40E00068	/* GPIO Alternate Function Select Register GPIO <95:80> */

/*
 *	Memory setup
 */
.globl barebox_arm_reset_vector
barebox_arm_reset_vector:
		bl	arm_cpu_lowlevel_init

		@ Preserve r8/r7 i.e. kernel entry values

		@ Data cache might be active.
		@ Be sure to flush kernel binary out of the cache,
		@ whatever state it is, before it is turned off.
		@ This is done by fetching through currently executed
		@ memory to be sure we hit the same cache.
		bic	r2, pc, #0x1f
		add	r3, r2, #0x10000	@ 64 kb is quite enough...
1:		ldr	r0, [r2], #32
		teq	r2, r3
		bne	1b
		mcr	p15, 0, r0, c7, c10, 4	@ drain WB
		mcr	p15, 0, r0, c7, c7, 0	@ flush I & D caches

		@ disabling MMU and caches
		mrc	p15, 0, r0, c1, c0, 0	@ read control reg
		bic	r0, r0, #0x05		@ clear DC, MMU
		bic	r0, r0, #0x1000		@ clear Icache
		mcr	p15, 0, r0, c1, c0, 0
	/* set output */
	ldr	r0, =GPSR0
	ldr	r1, =CONFIG_GPSR0_VAL
	str	r1, [r0]

	ldr	r0, =GPSR1
	ldr	r1, =CONFIG_GPSR1_VAL
	str	r1, [r0]

	ldr	r0, =GPSR2
	ldr	r1, =CONFIG_GPSR2_VAL
	str	r1, [r0]

	/* set direction */
	ldr	r0, =GPDR0
	ldr	r1, =CONFIG_GPDR0_VAL
	str	r1, [r0]

	ldr	r0, =GPDR1
	ldr	r1, =CONFIG_GPDR1_VAL
	str	r1, [r0]

	ldr	r0, =GPDR2
	ldr	r1, =CONFIG_GPDR2_VAL
	str	r1, [r0]

	/* alternate function */
	ldr	r0, =GAFR0_L
	ldr	r1, =CONFIG_GAFR0_L_VAL
	str	r1, [r0]

	ldr	r0, =GAFR0_U
	ldr	r1, =CONFIG_GAFR0_U_VAL
	str	r1, [r0]

	ldr	r0, =GAFR1_L
	ldr	r1, =CONFIG_GAFR1_L_VAL
	str	r1, [r0]

	ldr	r0, =GAFR1_U
	ldr	r1, =CONFIG_GAFR1_U_VAL
	str	r1, [r0]

	ldr	r0, =GAFR2_L
	ldr	r1, =CONFIG_GAFR2_L_VAL
	str	r1, [r0]

	ldr	r0, =GAFR2_U
	ldr	r1, =CONFIG_GAFR2_U_VAL
	str	r1, [r0]

	/* enable GPIO pins */
	ldr	r0, =PSSR
	ldr	r1, =CONFIG_PSSR_VAL
	str	r1, [r0]

	/* -------------------------------------------------------------------- */
	/* Enable memory interface						*/
	/*									*/
	/* The sequence below is based on the recommended init steps		*/
	/* detailed in the Intel PXA250 Operating Systems Developers Guide,	*/
	/* Chapter 10.								*/
	/* -------------------------------------------------------------------- */

	/* -------------------------------------------------------------------- */
	/* Step 1: Wait for at least 200 microsedonds to allow internal		*/
	/*	   clocks to settle. Only necessary after hard reset...		*/
	/*	   FIXME: can be optimized later				*/
	/* -------------------------------------------------------------------- */

	ldr	r3, =OSCR			/* reset the OS Timer Count to zero */
	mov	r2, #0
	str	r2, [r3]
	ldr	r4, =0x300			/* really 0x2E1 is about 200usec, */
						/* so 0x300 should be plenty */
1:
	ldr	r2, [r3]
	cmp	r4, r2
	bgt	1b

	cmp	pc, #0xa0000000
	bls	mem_init
	cmp	pc, #0xb0000000
	bhi	mem_init
	b	skip_mem_init

mem_init:
	ldr	r1, =MDCNFG			/* get memory controller base addr. */

	/* -------------------------------------------------------------------- */
	/* Step 2a: Initialize Asynchronous static memory controller		*/
	/* -------------------------------------------------------------------- */

	/* MSC registers: timing, bus width, mem type */

	/* MSC0: nCS(0,1) */
	ldr	r2, =CONFIG_MSC0_VAL
	str	r2, [r1, #MSC0_OFFSET]
	ldr	r2, [r1, #MSC0_OFFSET]		/* read back to ensure */
						/* that data latches */
	/* MSC1: nCS(2,3) */
	ldr	r2, =CONFIG_MSC1_VAL
	str	r2, [r1, #MSC1_OFFSET]
	ldr	r2, [r1, #MSC1_OFFSET]

	/* MSC2: nCS(4,5) */
	ldr	r2, =CONFIG_MSC2_VAL
	str	r2, [r1, #MSC2_OFFSET]
	ldr	r2, [r1, #MSC2_OFFSET]

	/* -------------------------------------------------------------------- */
	/* Step 2b: Initialize Card Interface					*/
	/* -------------------------------------------------------------------- */

	/* MECR: Memory Expansion Card Register	*/
	ldr	r2, =CONFIG_MECR_VAL
	str	r2, [r1, #MECR_OFFSET]
	ldr	r2, [r1, #MECR_OFFSET]

	/* MCMEM0: Card Interface slot 0 timing	*/
	ldr	r2, =CONFIG_MCMEM0_VAL
	str	r2, [r1, #MCMEM0_OFFSET]
	ldr	r2, [r1, #MCMEM0_OFFSET]

	/* MCMEM1: Card Interface slot 1 timing	*/
	ldr	r2, =CONFIG_MCMEM1_VAL
	str	r2, [r1, #MCMEM1_OFFSET]
	ldr	r2, [r1, #MCMEM1_OFFSET]

	/* MCATT0: Card Interface Attribute Space Timing, slot 0 */
	ldr	r2, =CONFIG_MCATT0_VAL
	str	r2, [r1, #MCATT0_OFFSET]
	ldr	r2, [r1, #MCATT0_OFFSET]

	/* MCATT1: Card Interface Attribute Space Timing, slot 1 */
	ldr	r2, =CONFIG_MCATT1_VAL
	str	r2, [r1, #MCATT1_OFFSET]
	ldr	r2, [r1, #MCATT1_OFFSET]

	/* MCIO0: Card Interface I/O Space Timing, slot 0 */
	ldr	r2, =CONFIG_MCIO0_VAL
	str	r2, [r1, #MCIO0_OFFSET]
	ldr	r2, [r1, #MCIO0_OFFSET]

	/* MCIO1: Card Interface I/O Space Timing, slot 1 */
	ldr	r2, =CONFIG_MCIO1_VAL
	str	r2, [r1, #MCIO1_OFFSET]
	ldr	r2, [r1, #MCIO1_OFFSET]

	/* -------------------------------------------------------------------- */
	/* Step 2c: Write FLYCNFG FIXME: what's that???				*/
	/* -------------------------------------------------------------------- */
	ldr	r2, =CONFIG_FLYCNFG_VAL
	str	r2, [r1, #FLYCNFG_OFFSET]
	str	r2, [r1, #FLYCNFG_OFFSET]

	/* -------------------------------------------------------------------- */
	/* Step 2d: Initialize Timing for Sync Memory (SDCLK0)			*/
	/* -------------------------------------------------------------------- */

	/* Before accessing MDREFR we need a valid DRI field, so we set	*/
	/* this to power on defaults + DRI field. */

	ldr	r4, [r1, #MDREFR_OFFSET]
	ldr	r2, =0xFFF
	bic	r4, r4, r2

	ldr	r3, =CONFIG_MDREFR_VAL
	and	r3, r3, r2

	orr	r4, r4, r3
	str	r4, [r1, #MDREFR_OFFSET]	/* write back MDREFR */

	orr	r4, r4, #MDREFR_K0RUN
	orr	r4, r4, #MDREFR_K0DB4
	orr	r4, r4, #MDREFR_K0FREE
	orr	r4, r4, #MDREFR_K2FREE
	orr	r4, r4, #MDREFR_K0DB2
	orr	r4, r4, #MDREFR_K1DB2
	bic	r4, r4, #MDREFR_K1FREE

	str	r4, [r1, #MDREFR_OFFSET]	/* write back MDREFR */
	ldr	r4, [r1, #MDREFR_OFFSET]

	/* Note: preserve the mdrefr value in r4 */


	/* -------------------------------------------------------------------- */
	/* Step 3: Initialize Synchronous Static Memory (Flash/Peripherals)	*/
	/* -------------------------------------------------------------------- */

	/* Initialize SXCNFG register. Assert the enable bits */

	/*
	 * Write SXMRS to cause an MRS command to all enabled banks of
	 * synchronous static memory. Note that SXLCR need not be
	 * written at this time.
	 */
	ldr	r2, =CONFIG_SXCNFG_VAL
	str	r2, [r1, #SXCNFG_OFFSET]

	/* -------------------------------------------------------------------- */
	/* Step 4: Initialize SDRAM						*/
	/* -------------------------------------------------------------------- */
	bic	r4, r4, #(MDREFR_K1FREE | MDREFR_K0FREE)

	orr	r4, r4, #MDREFR_K1RUN
	orr	r4, r4, #MDREFR_K2FREE
	bic	r4, r4, #MDREFR_K2DB2
	str	r4, [r1, #MDREFR_OFFSET]
	ldr	r4, [r1, #MDREFR_OFFSET]

	bic	r4, r4, #MDREFR_SLFRSH
	str	r4, [r1, #MDREFR_OFFSET]
	ldr	r4, [r1, #MDREFR_OFFSET]

	orr	r4, r4, #MDREFR_E1PIN
	str	r4, [r1, #MDREFR_OFFSET]
	ldr	r4, [r1, #MDREFR_OFFSET]

	nop
	nop


	/*
	 * Step 4d: write MDCNFG with MDCNFG:DEx deasserted
	 * (set to 0), to configure but not enable each SDRAM
	 * partition pair.
	 */
	ldr	r4, =CONFIG_MDCNFG_VAL
	bic	r4, r4,	#(MDCNFG_DE0|MDCNFG_DE1)
	bic	r4, r4,	#(MDCNFG_DE2|MDCNFG_DE3)

	str	r4, [r1, #MDCNFG_OFFSET]	/* write back MDCNFG */
	ldr	r4, [r1, #MDCNFG_OFFSET]


	/*
	 * Step 4e: Wait for the clock to the SDRAMs to stabilize,
	 * 100..200 usec.
	 */
	ldr	r3, =OSCR			/* reset the OS Timer Count to zero */
	mov	r2, #0
	str	r2, [r3]
	ldr	r4, =0x300			/* really 0x2E1 is about 200 usec,  */
						/* so 0x300 should be plenty */
1:
	ldr	r2, [r3]
	cmp	r4, r2
	bgt	1b


	/* Step 4f: Trigger a number (usually 8) refresh cycles by		*/
	/*		attempting non-burst read or write accesses to disabled */
	/*		SDRAM, as commonly specified in the power up sequence   */
	/*		documented in SDRAM data sheets. The address(es) used   */
	/*		for this purpose must not be cacheable.			*/
	ldr	r3, =CONFIG_DRAM_BASE
	str	r2, [r3]
	str	r2, [r3]
	str	r2, [r3]
	str	r2, [r3]
	str	r2, [r3]
	str	r2, [r3]
	str	r2, [r3]
	str	r2, [r3]


	/*
	 * Step 4g: Write MDCNFG with enable bits asserted
	 * (MDCNFG:DEx set to 1)
	 */
	ldr	r3, [r1, #MDCNFG_OFFSET]
	mov	r4, r3
	orr	r3, r3,	#MDCNFG_DE0
	str	r3, [r1, #MDCNFG_OFFSET]
	mov	r0, r3

	/* Step 4h: Write MDMRS. */
	ldr	r2, =CONFIG_MDMRS_VAL
	str	r2, [r1, #MDMRS_OFFSET]

	/* enable APD */
	ldr	r3, [r1, #MDREFR_OFFSET]
	orr	r3, r3, #MDREFR_APD
	str	r3, [r1, #MDREFR_OFFSET]

	/* We are finished with Intel's memory controller initialisation */
skip_mem_init:

wakeup:
	/* Are we waking from sleep? */
	ldr	r0, =RCSR
	ldr	r1, [r0]
	and	r1, r1, #(RCSR_GPR | RCSR_SMR | RCSR_WDR | RCSR_HWR)
	str	r1, [r0]
	teq	r1, #RCSR_SMR

	bne	initirqs

	ldr	r0, =PSSR
	mov	r1, #PSSR_PH
	str	r1, [r0]

	/* if so, resume at PSPR */
	ldr	r0, =PSPR
	ldr	r1, [r0]
	mov	pc, r1

	/* -------------------------------------------------------------------- */
	/* Disable (mask) all interrupts at interrupt controller		*/
	/* -------------------------------------------------------------------- */

initirqs:
	mov	r1, #0		/* clear int. level register (IRQ, not FIQ) */
	ldr	r2, =ICLR
	str	r1, [r2]

	ldr	r2, =ICMR	/* mask all interrupts at the controller */
	str	r1, [r2]

	/* -------------------------------------------------------------------- */
	/* Clock initialisation							*/
	/* -------------------------------------------------------------------- */

initclks:
	/* Disable the peripheral clocks, and set the core clock frequency */

	/* Turn Off on-chip peripheral clocks (except for memory) */
	/* for re-configuration. */
	ldr	r1, =CKEN
	ldr	r2, =CONFIG_CKEN
	str	r2, [r1]

	/* ... and write the core clock config register */
	ldr	r2, =CONFIG_CCCR
	ldr	r1, =CCCR
	str	r2, [r1]

	/* Turn on turbo mode */
	mrc	p14, 0, r2, c6, c0, 0
	orr	r2, r2, #0xB			/* Turbo, Fast-Bus, Freq change */
	mcr	p14, 0, r2, c6, c0, 0

	/* Re-write MDREFR */
	ldr	r1, =MDCNFG
	ldr	r2, [r1, #MDREFR_OFFSET]
	str	r2, [r1, #MDREFR_OFFSET]

	/* enable the 32Khz oscillator for RTC and PowerManager */
	ldr	r1, =OSCC
	mov	r2, #OSCC_OON
	str	r2, [r1]

	/* Interrupt init: Mask all interrupts */
	ldr	r0, =ICMR			/* enable no sources */
	mov	r1, #0
	str	r1, [r0]
	/* FIXME */

#ifdef NODEBUG
	/* Disable software and data breakpoints */
	mov	r0, #0
	mcr	p15, 0, r0, c14, c8, 0		/* ibcr0 */
	mcr	p15, 0, r0, c14, c9, 0		/* ibcr1 */
	mcr	p15, 0, r0, c14, c4, 0		/* dbcon */

	/* Enable all debug functionality */
	mov	r0, #0x80000000
	mcr	p14, 0, r0, c10, c0, 0		/* dcsr */
#endif

	/* -------------------------------------------------------------------- */
	/* End lowlevel_init							*/
	/* -------------------------------------------------------------------- */

endlowlevel_init:
	mov	r0, #0xa0000000
	mov	r1, #SZ_64M
	mov	r2, #0
	b	barebox_arm_entry