1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
// SPDX-License-Identifier: GPL-2.0-only
#include <common.h>
#include <init.h>
#include <io.h>
#include <bbu.h>
static int achilles_init(void)
{
int pbl_index = 0;
uint32_t flag_barebox1 = 0;
uint32_t flag_barebox2 = 0;
if (!of_machine_is_compatible("reflex,achilles"))
return 0;
pbl_index = readl(0xFFD06210);
pr_debug("Current barebox instance %d\n", pbl_index);
switch (pbl_index) {
case 0:
flag_barebox1 |= BBU_HANDLER_FLAG_DEFAULT;
break;
case 1:
flag_barebox2 |= BBU_HANDLER_FLAG_DEFAULT;
break;
};
bbu_register_std_file_update("emmc-barebox1-xload", flag_barebox1,
"/dev/disk0.barebox1-xload",
filetype_socfpga_xload);
bbu_register_std_file_update("emmc-barebox1", 0,
"/dev/disk0.barebox1",
filetype_arm_barebox);
bbu_register_std_file_update("emmc-barebox2-xload", flag_barebox2,
"/dev/disk0.barebox2-xload",
filetype_socfpga_xload);
bbu_register_std_file_update("emmc-barebox2", 0,
"/dev/disk0.barebox2",
filetype_arm_barebox);
return 0;
}
postcore_initcall(achilles_init);
|
